research-article

Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing

Authors:

Jie GuAuthors Info & Claims

DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019

Article No.: 67, Pages 1 - 6

https://doi.org/10.1145/3316781.3317800

Published: 02 June 2019 Publication History

Abstract

Mixed-signal time-domain computing (TC) has recently drawn significant attention due to its high efficiency in applications such as machine learning accelerators. However, due to the nature of analog and mixed-signal design, there is a lack of a systematic flow of synthesis and place & route for time-domain circuits. This paper proposed a comprehensive design flow for TC. In the front-end, a variation-aware digital compatible synthesis flow is proposed. In the back-end, a placement technique using graph-based optimization engine is proposed to deal with the especially stringent matching requirement in TC. Simulation results show significant improvement over the prior analog placement methods. A 55nm test chip is used to demonstrate that the proposed design flow can meet the stringent timing matching target for TC with significant performance boost over conventional digital design.

References

[1]

Yong Shim, et al, "Low-Power Approximate Convolution Computing Unit with Domain-Wall Motion Based "Spin-Memristor" for Image Processing Applications", IEEE/ACM DAC, 2016

Digital Library

[2]

F. N. Buhler, et al, "A 3.43TOPS/W 48.9pJ/Pixel 50.1nJ/Classification 512 Analog Neuron Sparse Coding Neural Network with On-Chip Learning and Classification in 40nm CMOS", VLSI Symposium, 2017.

[3]

Daisuke Miyashita, et al, "An LDPC Decoder With Time-Domain Analog and Digital Mixed-Signal Processing", IEEE JSSC, 2014.

[4]

Anvesha Amravati, et al, "A 55nm Time-Domain Mixed-Signal Neuromorphic Accelerator with Stochastic Synapses and Embedded Reinforcement Learning for Autonomous Micro-Robots", ISSCC, 2018.

[5]

Daisuke Miyashita, et al, "Time-Domain Neural Network: A 48.5 TSOp/s/W Neuromorphic Chip Optimized for Deep Learning and CMOS Technology", IEEE ASSCC, 2016.

[6]

M. Liu, et al, " A Scalable Time-based Integrate-and-Fire Neuromorphic Core with Brain-Inspired Leak and Local Lateral Inhibition Capabilities", IEEE CICC, 2017.

[7]

Yunju Choi, Yoontaek, Seung-Heon Baek, Sung-Joon Lee, Jaeha Kim, "A Field-Programmable Mixed-signal IC with Time-domain Configurable Analog Blocks", IEEE Symposium on VLSI Circuits, 2016.

[8]

Jorge Marin, E. Sacco, J. Vergauwen, Georges Gielen, "A Single-Temperature-Calibration 0.18-μm CMOS Time-Based Resistive Sensor Interface with Low Drift over a- 40° C to 175° C Temperature Range", IEEE ESSCIRC, 2018.

[9]

Lin, P.H., et al, "Analog Placement Based on Hierarchical Module Clustering", IEEE/ACM DAC, 2008.

Digital Library

[10]

Biying Xu, et al, "A scaling compatible, synthesis friendly VCO-based deltasigma ADC design and synthesis methodology", IEEE/ACM DAC, 2017.

Digital Library

[11]

Chang-Tzu Lin, et al, "An Efficient Genetic Algorithm for Slicing Floorplan Area Optimization", IEEE ISCAS, 2002.

[12]

Qiang Ma, et al, "Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011.

Digital Library

[13]

P.-N. Guo, et al, "An O-Tree Representation of Non-Slicing Floorplan and Its Applications," IEEE/ACM DAC, 1999.

Digital Library

[14]

Pang-Yen Chou, et al, "Heterogeneous B*-trees for Analog Placement with Symmetry and Regularity Considerations," IEEE ICCAD, 2011.

Digital Library

[15]

J.-M. Lin and Y.-W. Chang, "TCG-S: Orthogonal Coupling of P*- Admissible Representations For General Floorplans," IEEE Trans. CAD, 2004.

Digital Library

[16]

Hai Zhou and Jia Wang, "ACG--Adjacent Constraint Graph for General Floorplans", IEEE ICCD, 2004.

Digital Library

[17]

Z. Chen, et al, "A Time-Domain Computing Accelerated Image Recognition Processor With Efficient Time Encoding and Non-Linear Logic Operation," IEEE JSSC, Nov. 2019.

Cited By

Lanius CLou JLoh JGemmeke T(2023)Automatic Generation of Structured Macros Using Standard Cells ‒ Application to CIM2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED58423.2023.10244608(1-6)Online publication date: 7-Aug-2023
https://doi.org/10.1109/ISLPED58423.2023.10244608
Cao QChen XGu J(2023)Development of Tropical Algebraic Accelerator with Energy Efficient Time-Domain Computing for Combinatorial Optimization and Machine Learning2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED58423.2023.10244267(1-6)Online publication date: 7-Aug-2023
https://doi.org/10.1109/ISLPED58423.2023.10244267
Su SZhang QHassanpourghadi MLiu JRasul RChen M(2022)Analog/Mixed-Signal Circuit Synthesis Enabled by the Advancements of Circuit Architectures and Machine Learning Algorithms2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC52403.2022.9712577(100-107)Online publication date: 17-Jan-2022
https://doi.org/10.1109/ASP-DAC52403.2022.9712577
Show More Cited By

Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)

Recommendations

Combinatorial techniques for mixed-size placement

While recent literature on circuit layout addresses large-scale standard-cell placement, the authors typically assume that all macros are fixed. Floorplanning techniques are very good at handling macros, but do not scale to hundreds of thousands of ...
Revisiting Routability-Driven Placement for Analog and Mixed-Signal Circuits

The exponential increase in scale and complexity of very large-scale integrated circuits (VLSIs) poses a great challenge to current electronic design automation (EDA) techniques. As an essential step in the whole EDA layout synthesis, placement is ...
Low-power mixed-signal CVNS-based 64-bit adder for media signal processing

In this paper, design of a mixed-signal 64-bit adder based on the continuous valued number system (CVNS) is presented. The 64-bit adder is generated by cascading four 16-bit radix-2 CVNS adders. Truncated summation of the CVNS digits reduced the number ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019

June 2019

1378 pages

ISBN:9781450367257

DOI:10.1145/3316781

Copyright © 2019 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 June 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article
Research
Refereed limited

Conference

DAC '19

Sponsor:

SIGDA

DAC '19: The 56th Annual Design Automation Conference 2019

June 2 - 6, 2019

NV, Las Vegas, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
180
Total Downloads

Downloads (Last 12 months)9
Downloads (Last 6 weeks)0

Reflects downloads up to 13 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Lanius CLou JLoh JGemmeke T(2023)Automatic Generation of Structured Macros Using Standard Cells ‒ Application to CIM2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED58423.2023.10244608(1-6)Online publication date: 7-Aug-2023
https://doi.org/10.1109/ISLPED58423.2023.10244608
Cao QChen XGu J(2023)Development of Tropical Algebraic Accelerator with Energy Efficient Time-Domain Computing for Combinatorial Optimization and Machine Learning2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED58423.2023.10244267(1-6)Online publication date: 7-Aug-2023
https://doi.org/10.1109/ISLPED58423.2023.10244267
Su SZhang QHassanpourghadi MLiu JRasul RChen M(2022)Analog/Mixed-Signal Circuit Synthesis Enabled by the Advancements of Circuit Architectures and Machine Learning Algorithms2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC52403.2022.9712577(100-107)Online publication date: 17-Jan-2022
https://doi.org/10.1109/ASP-DAC52403.2022.9712577
Su SZhang QLiu JHassanpourghadi MRasul RChen M(2022)TAFA: Design Automation of Analog Mixed-Signal FIR Filters Using Time Approximation Architecture2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC52403.2022.9712575(526-531)Online publication date: 17-Jan-2022
https://doi.org/10.1109/ASP-DAC52403.2022.9712575
Chen ZGu J(2021)High-Throughput Dynamic Time Warping Accelerator for Time-Series Classification With Pipelined Mixed-Signal Time-Domain ComputingIEEE Journal of Solid-State Circuits10.1109/JSSC.2020.302106656:2(624-635)Online publication date: Feb-2021
https://doi.org/10.1109/JSSC.2020.3021066

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents