research-article

Public Access

Thermal-Aware Design and Management for Search-based In-Memory Acceleration

Authors:

Tajana RosingAuthors Info & Claims

DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019

Article No.: 174, Pages 1 - 6

https://doi.org/10.1145/3316781.3317923

Published: 02 June 2019 Publication History

Abstract

Recently, Processing-In-Memory (PIM) techniques exploiting resistive RAM (ReRAM) have been used to accelerate various big data applications. ReRAM-based in-memory search is a powerful operation which efficiently finds required data in a large data set. However, such operations result in a large amount of current which may create serious thermal issues, especially in state-of-the-art 3D stacking chips. Therefore, designing PIM accelerators based on in-memory searches requires a careful consideration of temperature. In this work, we propose static and dynamic techniques to optimize the thermal behavior of PIM architectures running intensive in-memory search operations. Our experiments show the proposed design significantly reduces the peak chip temperature and dynamic management overhead. We test our proposed design in two important categories of applications which benefit from the search-based PIM acceleration - hyper-dimensional computing and database query. Validated experiments show that the proposed method can reduce the steady-state temperature by at least 15.3 °C which extends the lifetime of the ReRAM device by 57.2% on average. Furthermore, the proposed fine-grained dynamic thermal management provides 17.6% performance improvement over state-of-the-art methods.

References

[1]

A. Shafiee et al., "Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars," ACM SIGARCH Computer Architecture News, vol. 44, no. 3, pp. 14--26, 2016.

Digital Library

[2]

M. Zhou et al., "Gas: A heterogeneous memory architecture for graph processing," in ISLPED, p. 27, ACM, 2018.

Digital Library

[3]

M. Zhou et al., "Gram: graph processing in a reram-based computational memory," in ASPDAC, pp. 591--596, ACM, 2019.

Digital Library

[4]

S. Kvatinsky et al., "Magic---memristor-aided logic," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 11, pp. 895--899, 2014.

[5]

M. Imani et al., "Ultra-efficient processing in-memory for data intensive applications," in DAC 2017, p. 6, ACM, 2017.

Digital Library

[6]

M. Imani et al., "Floatpim: In-memory acceleration of deep neural network training with high precision," in ISCA, ACM, 2019.

[7]

S. Gupta et al., "Felix: Fast and energy-efficient logic in memory," in 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1--7, IEEE, 2018.

Digital Library

[8]

M. Imani et al., "Rapidnn: In-memory deep neural network acceleration framework," arXiv preprint arXiv:1806.05794, 2018.

[9]

M. Imani et al., "Resistive cam acceleration for tunable approximate computing," TETC, 2016.

[10]

Q. Guo et al., "Ac-dimm: associative computing with stt-mram," ACM SIGARCH Computer Architecture News, vol. 41, no. 3, pp. 189--200, 2013.

Digital Library

[11]

M. Imani et al., "Nvquery: Efficient query processing in non-volatile memory," TCAD, 2018.

[12]

T. Wu et al., "Brain-inspired computing exploiting carbon nanotube fets and resistive ram: Hyperdimensional computing case study," in IEEE ISSCC, IEEE, 2018.

[13]

M. Imani et al., "Exploring hyperdimensional associative memory," in HPCA 2017, pp. 445--456, IEEE, 2017.

[14]

M. Imani et al., "Nngine: Ultra-efficient nearest neighbor accelerator based on in-memory computing," in ICRC, pp. 1--8, IEEE, 2017.

[15]

M. Imani et al., "Efficient query processing in crossbar memory," in ISLPED, pp. 1--6, IEEE, 2017.

[16]

"Hybrid memory cube specification 2.1." http://hybridmemorycube.org/specification-v2-download/.

[17]

M. V. Beigi and G. Memik, "Thermal-aware optimizations of reram-based neuromorphic computing systems," in DAC 2018, p. 39, ACM, 2018.

Digital Library

[18]

D. Brooks and M. Martonosi, "Dynamic thermal management for high-performance microprocessors," in HPCA 2001, pp. 171--182, IEEE, 2001.

Digital Library

[19]

A. K. Coskun et al., "Utilizing predictors for efficient thermal management in multiprocessor socs," TCAD, vol. 28, no. 10, pp. 1503--1516, 2009.

Digital Library

[20]

M. V. Beigi and G. Memik, "Thor: Thermal-aware optimizations for extending reram lifetime," in IPDPS 2018, pp. 670--679, IEEE, 2018.

[21]

A. Agrawal et al., "Xylem: enhancing vertical thermal conduction in 3d processor-memory stacks," in MICRO 2017, pp. 546--559, ACM, 2017.

Digital Library

[22]

P.Kanerva, "Hyperdimensional computing: An introduction to computing in distributed representation with high-dimensional random vectors," Cognitive Computation, vol. 1, no. 2, pp. 139--159, 2009.

[23]

M. Imani et al., "A framework for collaborative learning in secure high-dimensional space," in CLOUD, pp. 1--6, IEEE, 2019.

[24]

A. Haj-Ali et al., "Efficient algorithms for in-memory fixed point multiplication using magic," in ISCAS 2018, pp. 1--5, IEEE, 2018.

[25]

J.Ahnet al.,"Ascalable processing-in-memory accelerator for parallel graph processing," ACM SIGARCH Computer Architecture News, vol. 43, no. 3, pp. 105--117, 2016.

Digital Library

[26]

L. Zhang et al., "Mellow writes: Extending lifetime in resistive memories through selective slow write backs," in ISCA, pp. 519--531, IEEE, 2016.

Digital Library

[27]

D. B. Strukov, "Endurance-write-speed tradeoffs in nonvolatile memories," Applied Physics A, vol. 122, no. 4, p. 302, 2016.

[28]

D. Abts et al., "Achieving predictable performance through better memory controller placement in many-core cmps," ACM SIGARCH Computer Architecture News, vol. 37, no. 3, pp. 451--461, 2009.

Digital Library

[29]

K.-F. Man et al., "Genetic algorithms: concepts and applications {in engineering design}," IEEE TIE, vol. 43, no. 5, pp. 519--534, 1996.

[30]

S. Li et al., "Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures," in MICRO 2009, pp. 469--480, IEEE, 2009.

Digital Library

[31]

N. Muralimanohar et al., "Cacti 6.0: A tool to model large caches," HP laboratories, pp. 22--31, 2009.

[32]

X. Dong et al., "Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory," in Emerging Memory Technologies, pp. 15--50, Springer, 2014.

[33]

K. Skadron et al., "Temperature-aware microarchitecture: Modeling and implementation," TACO, vol. 1, no. 1, pp. 94--125, 2004.

Digital Library

[34]

Y. Kim et al., "Orchard: Visual object recognition accelerator based on approximate in-memory processing," in ICCAD, pp. 25--32, IEEE, 2017.

Digital Library

[35]

"Uci machine learning repository." http://archive.ics.uci.edu/ml/datasets/ISOLET.

[36]

A. Reiss et al., "Introducing a new benchmarked dataset for activity monitoring," in ISWC, pp. 108--109, IEEE, 2012.

Digital Library

[37]

Y. LeCun et al., "Gradient-based learning applied to document recognition," Proceedings of the IEEE, vol. 86, no. 11, pp. 2278--2324, 1998.

[38]

"Ansys icepack: Electronics cooling simulation." https://www.ansys.com/products/electronics/ansys-icepak.

[39]

P. Sun et al., "Thermal crosstalk in 3-dimensional rram crossbar array," Scientific reports, vol. 5, p. 13504, 2015.

Cited By

Pandey SSiddhu LPanda P(2023)NeuroCool: Dynamic Thermal Management of 3D DRAM for Deep Neural Networks through Customized PrefetchingACM Transactions on Design Automation of Electronic Systems10.1145/363001229:1(1-35)Online publication date: 18-Dec-2023
https://dl.acm.org/doi/10.1145/3630012
Sha SYang XSzczecinski TWhitman DWen WQuan G(2023)Endurance-Aware Deep Neural Network Real-Time Scheduling on ReRAM Accelerators2023 International Conference on Computational Science and Computational Intelligence (CSCI)10.1109/CSCI62032.2023.00072(404-410)Online publication date: 13-Dec-2023
https://doi.org/10.1109/CSCI62032.2023.00072
Chen PGu FHuang YLin I(2022)WRAP: Weight RemApping and Processing in RRAM-based Neural Network Accelerators Considering Thermal Effect2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE54114.2022.9774678(1245-1250)Online publication date: 14-Mar-2022
https://doi.org/10.23919/DATE54114.2022.9774678
Show More Cited By

Index Terms

Thermal-Aware Design and Management for Search-based In-Memory Acceleration
1. Computer systems organization
  1. Architectures
2. Hardware
  1. Emerging technologies

Recommendations

Write-Aware Management of NVM-based Memory Extensions
ICS '16: Proceedings of the 2016 International Conference on Supercomputing

Emerging Non-Volatile Memory (NVM) technologies, such as 3D XPoint, are expected to be in production as early as 2016. Emerging NVMs are very attractive for several reasons. First, they are non-volatile and hence incur no refresh power. Second, they are ...
Write-activity-aware nand flash memory management for pcm-based embedded systems
Hotspot-Aware Hybrid Memory Management for In-Memory Key-Value Stores
Emerging Non-Volatile Memory (NVM) technologies promise much higher memory density and energy efficiency than DRAM, at the expense of higher read/write latency and limited write endurance. Hybrid memory systems composed of DRAM and NVM have the potential ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019

June 2019

1378 pages

ISBN:9781450367257

DOI:10.1145/3316781

Copyright © 2019 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 June 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article
Research
Refereed limited

Funding Sources

Conference

DAC '19

Sponsor:

SIGDA

DAC '19: The 56th Annual Design Automation Conference 2019

June 2 - 6, 2019

NV, Las Vegas, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
563
Total Downloads

Downloads (Last 12 months)91
Downloads (Last 6 weeks)15

Reflects downloads up to 12 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Pandey SSiddhu LPanda P(2023)NeuroCool: Dynamic Thermal Management of 3D DRAM for Deep Neural Networks through Customized PrefetchingACM Transactions on Design Automation of Electronic Systems10.1145/363001229:1(1-35)Online publication date: 18-Dec-2023
https://dl.acm.org/doi/10.1145/3630012
Sha SYang XSzczecinski TWhitman DWen WQuan G(2023)Endurance-Aware Deep Neural Network Real-Time Scheduling on ReRAM Accelerators2023 International Conference on Computational Science and Computational Intelligence (CSCI)10.1109/CSCI62032.2023.00072(404-410)Online publication date: 13-Dec-2023
https://doi.org/10.1109/CSCI62032.2023.00072
Chen PGu FHuang YLin I(2022)WRAP: Weight RemApping and Processing in RRAM-based Neural Network Accelerators Considering Thermal Effect2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE54114.2022.9774678(1245-1250)Online publication date: 14-Mar-2022
https://doi.org/10.23919/DATE54114.2022.9774678
Huang DPahlevan ACostero LZapater MAtienza D(2022)Reinforcement Learning-Based Joint Reliability and Performance Optimization for Hybrid-Cache Computing ServersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.315883241:12(5596-5609)Online publication date: Dec-2022
https://doi.org/10.1109/TCAD.2022.3158832
Imani MGupta SRosing T(2019)Digital-based processing in-memoryProceedings of the International Symposium on Memory Systems10.1145/3357526.3357551(38-40)Online publication date: 30-Sep-2019
https://dl.acm.org/doi/10.1145/3357526.3357551

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Figures

Tables

Media

View Table of Conten