Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/332357.332374acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
Article
Free access

Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization

Published: 01 May 2000 Publication History
  • Get Citation Alerts
  • First page of PDF

    References

    [1]
    T.Gao and C.L.Liu,"MinimumCrosstalkChannel Routing", Proc. ICCAD, pp.692-696, 1993.
    [2]
    T. Gao and C. L. Liu, "Minimum Crosstalk Switchbox Routing", Proc. ICCAD, pp. 610-615, 1994.
    [3]
    T. Xue and E. S. Kuh, "Post global routing corsstalk synthesis", IEEE Trans. CAD-16, no.12, pp. 1418-1430, Dec. 1997
    [4]
    J.S.Yimand C.M.Kyung."ReducingCross-Coupling among Interconnect Wires in Deep-Submicron Datapath Design." In Proceedings of DAC 99, June 1999.
    [5]
    L. He and M. Xu, "Characteristics and Modeling for Onchip Inductive Coupling", U. of Wisconsin at Madison, Technical Report ECE-00-1.
    [6]
    L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An Efficient Inductance Modeling for On-Chip Interconnects", Proc. IEEE Custom Integrated Circuits Conference, pp. 457-460, May 1999.
    [7]
    M. R. Garey and D. S. Johnson, "Computers and Intractability: A guide to the Theory of NP-Completeness", W.H. Freeman and Co. 1991.
    [8]
    C. Sechen, "An improved simulated annealing algorithm for row-based placement", Proc. ICCAD, pp. 478-481, 1997.
    [9]
    N. Sherwani, "Algorithms for VLSI Physical Design Automation", Kluwer Academic Publishers, 1999.
    [10]
    O. Coudert, "Exact Coloring of Real-Life Graphs is Easy", Proc. 34th DAC, June 1997.
    [11]
    D. Kirovski and M. Potkonjak, "Efficient Coloring of a Large Spectrum of Graphs", Proc.35th DAC, June 1998
    [12]
    L. He and K. M. Lepak, "Simultaneous Shield Insertion and Net Ordering for Capacitive and Inductive Coupling Minimization", U. of Wisconsin at Madison, Technical Report ECE-00-2.

    Cited By

    View all
    • (2016)Test bench for coupling and shielding magnetic field2016 ESA Workshop on Aerospace EMC (Aerospace EMC)10.1109/AeroEMC.2016.7504542(1-5)Online publication date: May-2016
    • (2012)Low complexity encoder for crosstalk reduction in RLC modeled interconnectsProceedings of the 16th international conference on Progress in VLSI Design and Test10.1007/978-3-642-31494-0_5(40-45)Online publication date: 1-Jul-2012
    • (2012)Crosstalk Reduction Using Novel Bus Encoders in Coupled RLC Modeled VLSI InterconnectsAdvances in Computer Science, Engineering & Applications10.1007/978-3-642-30157-5_73(735-744)Online publication date: 2012
    • Show More Cited By

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ISPD '00: Proceedings of the 2000 international symposium on Physical design
    May 2000
    215 pages
    ISBN:1581131917
    DOI:10.1145/332357
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 01 May 2000

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. VLSI design automation
    2. net ordering
    3. noise minimization
    4. shielding

    Qualifiers

    • Article

    Conference

    ISPD00
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 62 of 172 submissions, 36%

    Upcoming Conference

    ISPD '25
    International Symposium on Physical Design
    March 16 - 19, 2025
    Austin , TX , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)34
    • Downloads (Last 6 weeks)4
    Reflects downloads up to 11 Aug 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2016)Test bench for coupling and shielding magnetic field2016 ESA Workshop on Aerospace EMC (Aerospace EMC)10.1109/AeroEMC.2016.7504542(1-5)Online publication date: May-2016
    • (2012)Low complexity encoder for crosstalk reduction in RLC modeled interconnectsProceedings of the 16th international conference on Progress in VLSI Design and Test10.1007/978-3-642-31494-0_5(40-45)Online publication date: 1-Jul-2012
    • (2012)Crosstalk Reduction Using Novel Bus Encoders in Coupled RLC Modeled VLSI InterconnectsAdvances in Computer Science, Engineering & Applications10.1007/978-3-642-30157-5_73(735-744)Online publication date: 2012
    • (2011)Crosstalk avoidance in RLC modeled interconnects using low power encoder2011 IEEE Recent Advances in Intelligent Computational Systems10.1109/RAICS.2011.6069443(921-924)Online publication date: Sep-2011
    • (2011)Power and Crosstalk Reduction Using Bus Encoding Technique for RLC Modeled VLSI InterconnectTrends in Network and Communications10.1007/978-3-642-22543-7_43(424-434)Online publication date: 2011
    • (2009)Minimum Shield Insertion on Full-Chip RLC Crosstalk Budgeting RoutingIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E92.A.880E92-A:3(880-889)Online publication date: 2009
    • (2009)Novel layout technique for on‐chip inductance minimizationMicroelectronics International10.1108/1356536091098150826:3(3-8)Online publication date: 31-Jul-2009
    • (2008)Minimum Shield Insertion on Full-Chip RLC Crosstalk Budgeting Routing9th International Symposium on Quality Electronic Design (isqed 2008)10.1109/ISQED.2008.4479788(514-519)Online publication date: Mar-2008
    • (2008)Encoding Techniques for On-Chip Communication ArchitecturesOn-Chip Communication Architectures10.1016/B978-0-12-373892-9.00007-4(253-300)Online publication date: 2008
    • (2007)Crosstalk-Aware Domino-Logic SynthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2006.88574026:6(1155-1161)Online publication date: 1-Jun-2007
    • Show More Cited By

    View Options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Get Access

    Login options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media