abstract

InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy (Corrigendum)

Authors:

Christopher W. Fletcher,

Josep TorrellasAuthors Info & Claims

MICRO '52: Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture

Page 1076

https://doi.org/10.1145/3352460.3361129

Published: 12 October 2019 Publication History

Get Access

Abstract

No abstract available.

References

[1]

M. Yan, J. Choi, D. Skarlatos, A. Morrison, C. Fletcher, and J. Torrellas. 2018. InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. In MICRO'18.

Google Scholar

[2]

M. Yan, J. Choi, D. Skarlatos, A. Morrison, C. Fletcher, and J. Torrellas. 2019. Correction: InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. Technical Report, University of Illinois at Urbana-Champaign, http://iacoma.cs.uiuc.edu/iacoma-papers/corrected_micro18.pdf.

Google Scholar

Cited By

View all

Krausz MThoma JStolz FFyrbiak MGüneysu T(2024)Three Sidekicks to Support Spectre Countermeasures2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546575(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546575
Christou NGaidis AAtlidakis VKemerlis VLuo BLiao XXu JKirda ELie D(2024)Eclipse: Preventing Speculative Memory-error Abuse with Artificial Data DependenciesProceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security10.1145/3658644.3690201(3913-3927)Online publication date: 2-Dec-2024
https://dl.acm.org/doi/10.1145/3658644.3690201
Marinaro TBuiras PLindner AGuanciale RNemati HQuek TGao DZhou JCardenas A(2024)Beyond Over-Protection: A Targeted Approach to Spectre Mitigation and Performance OptimizationProceedings of the 19th ACM Asia Conference on Computer and Communications Security10.1145/3634737.3637651(203-216)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1145/3634737.3637651
Show More Cited By

Recommendations

InvisiSpec: making speculative execution invisible in the cache hierarchy
MICRO-51: Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture

Hardware speculation offers a major surface for micro-architectural covert and side channel attacks. Unfortunately, defending against speculative execution attacks is challenging. The reason is that speculations destined to be squashed execute incorrect ...
Increasing hardware data prefetching performance using the second-level cache

Techniques to reduce or tolerate large memory latencies are critical for achieving high processor performance. Hardware data prefetching is one of the most heavily studied solutions, but it is essentially applied to first-level caches where it can ...
SELECTIVE VICTIM CACHING: A METHOD TO IMPROVE THE PERFORMANCE OF DIRECT-MAPPED CACHES

Comments

Information & Contributors

Information

Published In

MICRO '52: Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture

October 2019

1104 pages

ISBN:9781450369381

DOI:10.1145/3352460

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 12 October 2019

Check for updates

Qualifiers

Abstract
Research
Refereed limited

Funding Sources

Intel Corporation

Conference

MICRO '52

Sponsor:

SIGMICRO

MICRO '52: The 52nd Annual IEEE/ACM International Symposium on Microarchitecture

October 12 - 16, 2019

OH, Columbus, USA

Acceptance Rates

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

16
Total Citations
View Citations
488
Total Downloads

Downloads (Last 12 months)47
Downloads (Last 6 weeks)2

Reflects downloads up to 13 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Krausz MThoma JStolz FFyrbiak MGüneysu T(2024)Three Sidekicks to Support Spectre Countermeasures2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546575(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546575
Christou NGaidis AAtlidakis VKemerlis VLuo BLiao XXu JKirda ELie D(2024)Eclipse: Preventing Speculative Memory-error Abuse with Artificial Data DependenciesProceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security10.1145/3658644.3690201(3913-3927)Online publication date: 2-Dec-2024
https://dl.acm.org/doi/10.1145/3658644.3690201
Marinaro TBuiras PLindner AGuanciale RNemati HQuek TGao DZhou JCardenas A(2024)Beyond Over-Protection: A Targeted Approach to Spectre Mitigation and Performance OptimizationProceedings of the 19th ACM Asia Conference on Computer and Communications Security10.1145/3634737.3637651(203-216)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1145/3634737.3637651
Forcioli QChaudhuri SDanger J(2024)TEE-Time: A Dynamic Cache Timing Analysis Tool for Trusted Execution Environments2024 25th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED60706.2024.10528744(1-8)Online publication date: 3-Apr-2024
https://doi.org/10.1109/ISQED60706.2024.10528744
Mosquera FEkanayake AHua WKavi KMehta GJohn L(2024)SecurityCloak: Protection against cache timing and speculative memory access attacksJournal of Systems Architecture10.1016/j.sysarc.2024.103107150(103107)Online publication date: May-2024
https://doi.org/10.1016/j.sysarc.2024.103107
Singh NGanesan VRebeiro C(2024)Secure Processor ArchitecturesHandbook of Computer Architecture10.1007/978-981-97-9314-3_10(171-199)Online publication date: 21-Dec-2024
https://doi.org/10.1007/978-981-97-9314-3_10
Mosquera FKavi KMehta GJohn L(2023)Guard Cache: Creating False Cache Hits and Misses To Mitigate Side-Channel Attacks2023 Silicon Valley Cybersecurity Conference (SVCC)10.1109/SVCC56964.2023.10165527(1-8)Online publication date: 17-May-2023
https://doi.org/10.1109/SVCC56964.2023.10165527
She CChen LShi G(2023)DPFCFI: A Hardware-Based Forward Control-Flow Integrity for Architecture and Microarchitecture2023 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom)10.1109/ISPA-BDCloud-SocialCom-SustainCom59178.2023.00089(431-438)Online publication date: 21-Dec-2023
https://doi.org/10.1109/ISPA-BDCloud-SocialCom-SustainCom59178.2023.00089
Bard JJacobs SVizel Y(2023)Automatic and Incremental Repair for Speculative Information LeaksVerification, Model Checking, and Abstract Interpretation10.1007/978-3-031-50521-8_14(291-313)Online publication date: 30-Dec-2023
https://doi.org/10.1007/978-3-031-50521-8_14
Pan ZMishra PPan ZMishra P(2023)Spectre and Meltdown Detection Using Explainable AIExplainable AI for Cybersecurity10.1007/978-3-031-46479-9_4(75-106)Online publication date: 28-Sep-2023
https://doi.org/10.1007/978-3-031-46479-9_4
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations