Article

Free access

A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC

Authors:

Michael J. Krasnicki,

Rob A. Rutenbar,

L. Richard Carley,

James R. HellumsAuthors Info & Claims

DAC '00: Proceedings of the 37th Annual Design Automation Conference

Pages 1 - 6

https://doi.org/10.1145/337292.337297

Published: 01 June 2000 Publication History

Abstract

A persistent criticism of analog synthesis techniques is that they cannot cope with the complexity of realistic industrial designs, especially system-level designs. We show how recent advances in simulation-based synthesis can be augmented, via appropriate macromodeling, to attack complex analog blocks. To support this claim, we resynthesize from scratch, in several different styles, a complex equalizer/filter block from the frontend of a commercial ADSL CODEC, and verify by full simulation that it matches its original design specifications. As a result, we argue that synthesis has significant potential in both custom and analog IP reuse scenarios.

References

[1]

Steve Ohr, "Analog IP Slow to Start Trading", EETimes, Issue 1053, March 22 1999 (Also:.http://www.eet.com)

[2]

W. Kruiskamp and D. Leenaerts, "DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm," Proc. 32nd ACM/IEEE DAC, 1995.

Digital Library

[3]

P. C. Maulik, L. R. Carley, and R. A. Rutenbar, "Integer Programming Based Topology Selection of Cell Level Analog Circuits," IEEE Trans. CAD, vol. 14, no. 4, April 1995.

Digital Library

[4]

M. Degrauwe et al., "Towards an analog system design environment," IEEE JSSC, vol. sc-24, no. 3, June 1989.

[5]

R. Harjani, R.A. Rutenbar and L.R. Carley, "OASYS: a framework for analog circuit synthesis," IEEE Trans. CAD, vol. 8, no. 12, Dec. 1989.

Digital Library

[6]

B.J. Sheu, et al., "A Knowledge-Based Approach to Analog IC Design," IEEE Trans. Circuits and Systems, CAS-35(2):256-258, 1988.

[7]

J. P. Harvey, et al., "STAIC: An Interactive Framework for Synthesizing CMOS and BiCMOS Analog Circuits," IEEE Trans. CAD, Nov. 1992.

[8]

H.Y. Koh, C.H. Sequin, and P.R. Gray, "OPASYN: a compiler for MOS operational amplifiers," IEEE Trans. CAD, vol. 9, no. 2, Feb. 1990.

Digital Library

[9]

G. Gielen, et al., "Analog circuit design optimization based on symbolic simulation and simulated annealing," IEEE JSSC, vol. 25, June 1990.

[10]

M. Hershenson, S. Boyd, T. Lee, "GPCAD: a Tool for CMOS Op-Amp Synthesis", Proc. ACM/IEEE ICCAD, pp. 296-303, 1998

Digital Library

[11]

G. Gielen, P. Wambacq, W. Sansen, "Symbolic Analysis Methods and Applications for Analog Circuits: A Tutorial Overview," Proc. IEEE, vol. 82, no. 2, Feb., 1994.

[12]

F. Medeiro, F.V. Fernandez, R. Dominguez-Castro and A. Rodriguez- Vasquez, "A Statistical Optimization Based Approach for Automated Sizing of Analog Cells," Proc. ACM/IEEE ICCAD, 1994.

Digital Library

[13]

E. Ochotta, R.A. Rutenbar, L.R. Carley, "Synthesis of High-Performance Analog Circuits in ASTRX/OBLX," IEEE Trans. CAD, vol. 15, no. 3, March 1996.

Digital Library

[14]

Y-C Ju, V.B. Rao and R. Saleh, "Consistency Checking and Optimization of Macromodels", IEEE Transactions on CAD, August 1991.

[15]

B. Antao and A. Brodersen, "ARCHGEN: Automated Synthesis of Analog Systems", IEEE Transaction on VLSI Systems, June 1995.

Digital Library

[16]

F. Medeiro, B. Perez-Verdu, A. Rodr~guez-V~zquez, J. Huertas, "A vertically-integrated tool for automated design of SD modulators," IEEE Journal of Solid-State Circuits, Vol. 30, No. 7, pp. 762-772, July 1995.

[17]

A. Doboli, et al, "Behavioral synthesis of analog systems using two-layered design space exploration," Proc. ACM/IEEE DAC, June 1999.

Digital Library

[18]

M. Krasnicki, R. Phelps, R.A. Rutenbar, L.R. Carley, "MAELSTROM: Efficient Simulation-Based Synthesis for Analog Cells," Proc. ACM/IEEE Design Automation Conference, June 1999.

Digital Library

[19]

R. Phelps, M. Krasnicki, R.A. Rutenbar, L.R. Carley, J.R. Hellums, "ANA- CONDA: Robust Synthesis of Analog Circuits Via Stochastic Pattern Search," Proc. IEEE Custom Integrated Circuits Conference, May 1999.

[20]

R. Hester, et al., "CODEC for Echo-Canceling, Full-Rate ADSL Modems," IEEE Int'l Solid-State Circuits Conference, pages 242-243. 1999.

[21]

P.J.M van Laarhoven and E.H.L. Aarts, Simulated Annealing: Theory and Applications, D. Reidel Pub. Co./Kluwer, Dordrecht, Holland, 1987.

Digital Library

[22]

M. Krasnicki, Generalized Analog Circuit Synthesis, M.S. Thesis, Dept. of ECE, Carnegie Mellon University, Dec. 1997.

[23]

R. Phelps, Population-Based Synthesis for Analog Cells and Systems, Ph.D. Thesis, Dept. of ECE, Carnegie Mellon University, June 2000 (expected).

Cited By

Dekimpe RBol D(2024)Cross-Domain Optimization of Low-Power Mixed-Signal Sensor Systems Under Classification Accuracy ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.337245043:8(2507-2517)Online publication date: Aug-2024
https://doi.org/10.1109/TCAD.2024.3372450
Gonzalez MBol D(2023)Post-Silicon Optimization of a Highly Programmable 64-MHz PLL Achieving 2.7-5.7 μW2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137143(1-6)Online publication date: Apr-2023
https://doi.org/10.23919/DATE56975.2023.10137143
Krishnan NVasundhara Patel KJadhav M(2019)Comparative Study of gm/ID Methodology for Low-Power ApplicationsEmerging Research in Electronics, Computer Science and Technology10.1007/978-981-13-5802-9_83(949-959)Online publication date: 24-Apr-2019
https://doi.org/10.1007/978-981-13-5802-9_83
Show More Cited By

Index Terms

A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC

Recommendations

Synthesis of high-performance analog circuits in ASTRX/OBLX

We present a new synthesis strategy that can automate fully the path from an analog circuit topology and performance specifications to a sized circuit schematic. This strategy relies on asymptotic waveform evaluation to predict circuit performance and ...
Synthesis of manufacturable analog circuits
ICCAD '94: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

We describe a synthesis system that takes operating range constraints and inter- and intra-circuit parametric manufacturing variations into account while designing a sized and biased analog circuit. Previous approaches to CAD for analog circuit ...
Synthesis of high-performance analog cells in ASTRX/OBLX

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '00: Proceedings of the 37th Annual Design Automation Conference

June 2000

819 pages

ISBN:1581131879

DOI:10.1145/337292

Chairman:
Giovanni De Micheli
Stanford Univ., Stanford, CA

Copyright © 2000 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS: Circuits & Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC00

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC00: ACM/IEEE-CAS/EDAC Design Automation Conference

June 5 - 9, 2000

California, Los Angeles, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

36
Total Citations
View Citations
496
Total Downloads

Downloads (Last 12 months)47
Downloads (Last 6 weeks)7

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Dekimpe RBol D(2024)Cross-Domain Optimization of Low-Power Mixed-Signal Sensor Systems Under Classification Accuracy ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.337245043:8(2507-2517)Online publication date: Aug-2024
https://doi.org/10.1109/TCAD.2024.3372450
Gonzalez MBol D(2023)Post-Silicon Optimization of a Highly Programmable 64-MHz PLL Achieving 2.7-5.7 μW2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137143(1-6)Online publication date: Apr-2023
https://doi.org/10.23919/DATE56975.2023.10137143
Krishnan NVasundhara Patel KJadhav M(2019)Comparative Study of gm/ID Methodology for Low-Power ApplicationsEmerging Research in Electronics, Computer Science and Technology10.1007/978-981-13-5802-9_83(949-959)Online publication date: 24-Apr-2019
https://doi.org/10.1007/978-981-13-5802-9_83
Gielen GPhillips J(2016)Simulation and Modeling for Analog and Mixed-Signal Integrated CircuitsElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-21(455-477)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19714-21
Qian LBi ZZhou DZeng X(2015)Automated Technology Migration Methodology for Mixed-Signal Circuit Based on Multistart Optimization FrameworkIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.237701323:11(2595-2605)Online publication date: Nov-2015
https://doi.org/10.1109/TVLSI.2014.2377013
Dam SMandal P(2013)Modeling and design of CMOS analog circuits through hierarchical abstractionIntegration, the VLSI Journal10.1016/j.vlsi.2013.02.00146:4(449-462)Online publication date: 1-Sep-2013
https://dl.acm.org/doi/10.1016/j.vlsi.2013.02.001
Yang TGao MWu SGuo D(2010)A new reuse method of analog circuit design for CMOS technology migration2010 International Conference on Anti-Counterfeiting, Security and Identification10.1109/ICASID.2010.5551523(112-115)Online publication date: Jul-2010
https://doi.org/10.1109/ICASID.2010.5551523
Shyu YLin CLin JChang S(2009)A gm/ID-based synthesis tool for pipelined analog to digital converters2009 International Symposium on VLSI Design, Automation and Test10.1109/VDAT.2009.5158154(299-302)Online publication date: Apr-2009
https://doi.org/10.1109/VDAT.2009.5158154
Dessouky M(2009)Analog design migration: An overview2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)10.1109/ICECS.2009.5410841(992-995)Online publication date: Dec-2009
https://doi.org/10.1109/ICECS.2009.5410841
Webb MHua Tang (2008)Analog design retargeting by design knowledge reuse and circuit synthesis2008 IEEE International Symposium on Circuits and Systems10.1109/ISCAS.2008.4541562(892-895)Online publication date: May-2008
https://doi.org/10.1109/ISCAS.2008.4541562
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents