Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3373087.3375391acmconferencesArticle/Chapter ViewAbstractPublication PagesfpgaConference Proceedingsconference-collections
tutorial

Invited Tutorial: Dynamatic: From C/C++ to Dynamically Scheduled Circuits

Published: 24 February 2020 Publication History

Abstract

High-level synthesis tools, both commercial and academic, typically rely on static scheduling to produce high-throughput pipelines. However, in applications with unpredictable memory accesses or irregular control flow, these tools need to make pessimistic scheduling assumptions. In contrast, dataflow circuits implement dynamically scheduled circuits, in which components communicate locally using a handshake mechanism and exchange data as soon as all conditions for a transaction are satisfied. Due to their ability to adapt the schedule at runtime, dataflow circuits are suitable for handling irregular and control-dominated code. This paper describes Dynamatic, an open-source HLS framework which generates synchronous dataflow circuits out of C/C++ code. The purpose of this paper is to give an introductory overview of Dynamatic and demonstrate some of its use cases, in order to enable others to use the tool and participate in its development.

References

[1]
Graphviz graph visualization software. https://www.graphviz.org/.
[2]
T. Grosser, H. Zheng, R. Aloor, A. Simbürger, A. Größlinger, and L.-N. Pouchet. Polly-polyhedral optimization in LLVM. In Proceedings of the First International Workshop on Polyhedral Compilation Techniques (IMPACT), pages 1--6, Chamonix, Apr. 2011.
[3]
L. Josipoviç, A. Bhattacharyya, A. Guerrieri, and P. Ienne. Shrink it or shed it! Minimize the use of LSQs in dataflow designs. In Proceedings of the IEEE International Conference on Field Programmable Technology, Tianjin, Dec. 2019. To appear.
[4]
L. Josipoviç, P. Brisk, and P. Ienne. From C to elastic circuits. In Proceedings of the 51st Annual Asilomar Conference on Signals, Systems, and Computers, pages 121--25, Pacific Grove, Calif., Nov. 2017.
[5]
L. Josipović, P. Brisk, and P. Ienne. An out-of-order load-store queue for spatial computing. ACM Transactions on Embedded Computing Systems (TECS), 16(5s):125:1--125:19, Sept. 2017.
[6]
L. Josipoviç, R. Ghosal, and P. Ienne. Dynamically scheduled high-level synthesis. In Proceedings of the 26th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 127--36, Monterey, Calif., Feb. 2018.
[7]
L. Josipoviç, S. Sheikhha, A. Guerrieri, P. Ienne, and J. Cortadella. Buffer placement and sizing for high-performance dataflow circuits. In Proceedings of the 28th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Seaside, Calif., Feb. 2020.
[8]
The LLVM Compiler Infrastructure. http://www.llvm.org.
[9]
Mentor Graphics. ModelSim.
[10]
Xilinx Inc. Vivado High-Level Synthesis.

Cited By

View all
  • (2025)CRUSH: A Credit-Based Approach for Functional Unit Sharing in Dynamically Scheduled HLSProceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 110.1145/3669940.3707273(249-263)Online publication date: 3-Feb-2025
  • (2024)High-Level SynthesisFPGA EDA10.1007/978-981-99-7755-0_8(113-134)Online publication date: 1-Feb-2024
  • (2023)FarSlayer: Turnkey Acceleration of Legacy Software on Commodity FPGA Cards2023 IEEE 34th International Conference on Application-specific Systems, Architectures and Processors (ASAP)10.1109/ASAP57973.2023.00037(172-179)Online publication date: Jul-2023
  • Show More Cited By

Index Terms

  1. Invited Tutorial: Dynamatic: From C/C++ to Dynamically Scheduled Circuits

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
    February 2020
    346 pages
    ISBN:9781450370998
    DOI:10.1145/3373087
    Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 24 February 2020

    Check for updates

    Author Tags

    1. dataflow circuits
    2. high-level synthesis
    3. tutorial

    Qualifiers

    • Tutorial

    Conference

    FPGA '20
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 125 of 627 submissions, 20%

    Upcoming Conference

    FPGA '25

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)66
    • Downloads (Last 6 weeks)9
    Reflects downloads up to 22 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2025)CRUSH: A Credit-Based Approach for Functional Unit Sharing in Dynamically Scheduled HLSProceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 110.1145/3669940.3707273(249-263)Online publication date: 3-Feb-2025
    • (2024)High-Level SynthesisFPGA EDA10.1007/978-981-99-7755-0_8(113-134)Online publication date: 1-Feb-2024
    • (2023)FarSlayer: Turnkey Acceleration of Legacy Software on Commodity FPGA Cards2023 IEEE 34th International Conference on Application-specific Systems, Architectures and Processors (ASAP)10.1109/ASAP57973.2023.00037(172-179)Online publication date: Jul-2023
    • (2022)Pushing the Level of Abstraction of Digital System Design: A Survey on How to Program FPGAsACM Computing Surveys10.1145/353298955:5(1-48)Online publication date: 3-Dec-2022
    • (2022)The Design and Implementation of Complex Float Matrix Multiplication Operation Based on High-level Synthesis2022 International Conference on Computing, Robotics and System Sciences (ICRSS)10.1109/ICRSS57469.2022.00019(40-44)Online publication date: Dec-2022
    • (2020)Exploring performance enhancement of event-driven processor networks2020 International Conference on Field-Programmable Technology (ICFPT)10.1109/ICFPT51103.2020.00056(300-300)Online publication date: Dec-2020

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media