research-article

Evanesco: Architectural Support for Efficient Data Sanitization in Modern Flash-Based Storage Systems

Authors:

Jihong KimAuthors Info & Claims

ASPLOS '20: Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems

Pages 1311 - 1326

https://doi.org/10.1145/3373376.3378490

Published: 13 March 2020 Publication History

Abstract

As data privacy and security rapidly become key requirements, securely erasing data from a storage system becomes as important as reliably storing data in the system. Unfortunately, in modern flash-based storage systems, it is challenging to irrecoverably erase (i.e., sanitize) a file without large performance or reliability penalties. In this paper, we propose Evanesco, a new data sanitization technique specifically designed for high-density 3D NAND flash memory. Unlike existing techniques that physically destroy stored data, Evanesco provides data sanitization by blocking access to stored data. By exploiting existing spare flash cells in the flash memory chip, Evanesco efficiently supports two new flash lock commands (pLock and bLock) that disable access to deleted data at both page and block granularities. Since the locked page (or block) can be unlocked only after its data is erased, Evanesco provides a strong security guarantee even against an advanced threat model. To evaluate our technique, we build SecureSSD, an Evanesco-enabled emulated flash storage system. Our experimental results show that SecureSSD can effectively support data sanitization with a small performance overhead and no reliability degradation.

References

[1]

Joel Reardon, David Basin, and Srdjan Capkun. SotextupK: Secure data deletion. In S&P, 2013.

[2]

Muthian Sivathanu, Lakshmi N. Bairavasundaram, Andrea C. Arpaci-Dusseau, and Remzi H. Arpaci-Dusseau. Life or death at block-level. In OSDI, 2004.

[3]

Joel Reardon, Srdjan Capkun, and David Basin. Data node encrypted file system: Efficient secure deletion for flash memory. In USENIX Security, 2012.

Digital Library

[4]

Steven Bauer and Nissanka B. Priyantha. Secure data deletion for textupLinux file systems. In USENIX Security, 2001.

[5]

Colin Plumb. shred(1) - textupLinux man page. https://linux.die.net/man/1/shred.

[6]

Sarah Diesburg, Christopher Meyers, Mark Stanovich, Michael Mitchell, Justin Marshall, Julia Gould, and An-I Andy Wang. TruetextupErase: Per-file secure deletion for the storage data path. In ACSAC, 2012.

Digital Library

[7]

Kyungmoon Sun, Jongmoo Choi, and Sam H. Noh. Models and design of an adaptive hybrid scheme for secure deletion of data in consumer electronics. IEEE TCE, 2008.

[8]

Ping-Hesien Lin, Yu-Ming Chang, Yung-Chun Li, Chien-Chung Ho, and Yuan-Hao Chang. Achieving fast sanitization with zero live data copy for textupMLC flash memory. In ICCAD, 2018.

Digital Library

[9]

Wei-Chen Wang, Chien-Chung Ho, Yuan-Hao Chang, Tei-Wei Kim, Kuo, and Ping-Hsien Lin. Scrubbing-aware secure deletion for 3-textupD textupNAND flash. IEEE TCAD, 2018.

[10]

Michael Yung Chung Wei, Laura M. Grupp, Frederick E. Spada, and Steven Swanson. Reliably erasing data from flash-based solid state drives. In FAST, 2011.

[11]

Shijie Jia, Luning Xia, Bo Chen, and Peng Liu. textupNFPS: Adding undetectable secure deletion to flash translation layer. In ASIACCS, 2016.

[12]

H. Nitta, T. Kamigaichi, F. Arai, T. Futatsuyama, M. Endo, N. Nishihara, T. Murata, H. Takekida, T. Izumi, K. Uchida, T. Maruyama, I. Kawabata, Y. Suyama, A. Sato, K. Ueno, H. Takeshita, Y. Joko, S. Watanabe, Y. Liu, H. Meguro, A. Kajita, Y. Ozawa, Y. Takeuchi, Hara T., T. Watanabe1, S. sato, H. Tomiie, Y. Kanemaru, R. Shoji, C.H. Lai, M. Nakamichi, K. Owada, T. Ishigaki, G. Hemink, D. Dutta, Y. Dong, C. Chen, G. Liang, M. Higashitani, and J. Lutze. Three bits per cell floating gate textupNAND flash memory technology for 30nm and beyond. In IRPS, 2009.

[13]

Woopyo Jeong, Jae-woo Im, Doo-Hyun Kim, Sang-Wan Nam, Dong-Kyo Shim, Myung-Hoon Choi, Hyun-Jun Yoon, Dae-Han Kim, You-Se Kim, Hyun-Wook Park, Dong-Hun Kwak, Sang-Won Park, Seok-Min Yoon, Wook-Ghee Hahn, Jin-Ho Ryu, Sang-Won Shim, Kyung-Tae Kang, Jeong-Don Ihm, In-Mo Kim, Doo-Sub Lee, Ji-Ho Cho, Moo-Sung Kim, Jae-Hoon Jang, Sang-Won Hwang, Dae-Seok Byeon, Hyang-Ja Yang, Kitae Park, Kye-Hyun Kyung, and Jeong-Hyuk Choi. A 128 gb 3b/cell v-nand flash memory with 1 gb/s i/o rate. IEEE JSSC, 2015.

[14]

Cuong Trinh, Noboru Shibata, Takeshi Nakano, Mikio Ogawa, Jumpei Sato, Yoshikazu Takeyama, Katsuaki Isobe, Binh Le, Farookh Moogat, Nima Mokhlesi, Kenji Kozakai, Patrick Hong, Teruhiko Kamei, Kiyoaki Iwasa, J. Nakai, Takahiro Shimizu, Mitsuaki Honma, Shintaro Sakai, Toshimasa Kawaai, Satoru Hoshi, Jonghak Yuh, Cynthia Hsu, Taiyuan Tseng, Jason Li, Jason Hu, Ming T. Liu, Shahzad Khalid, Junliang Chen, Mitsuyuki Watanabe, Hung-Szu Lin, Junhui Yang, K. McKay, Khanh Nguye, Tuan Pham, Y. Matsuda, K. Nakamura, Kazunori Kanebako, Susumu Yoshikawa, W. Igarashi, A. Inoue, T. Takahashi, Y. Komatsu, C. Suzuki, Kousuke Kanazawa, Masaaki Higashitani, Seungpil Lee, T. Murai, K. Nguyen, James Lan, Sharon Huynh, Mark Murin, Mark Shlick, Menahem Lasser, Raul Cernea, Mehradad Mofidi, K. Schuegarf, and Khandker Quader. A 5.6 textupMB/s 64textupGb 4b/cell textupNAND flash memory in 43nm textupCMOS. In ISSCC, 2009.

[15]

Jung H. Yoon, Ranjana Godse, Gary Tressler, and Hillery Hunter. textup3D-NAND scaling and textup3D-SCM??mplications to enterprise storage. In Flash Memory Summit, 2017.

[16]

Ki-Tae Park, Myounggon Kang, Doogon Kim, Soon-Wook Hwang, Byung Yong Choi, Yeong-Taek Lee, Changhyun Kim, and Kinam Kim. A zeroing cell-to-cell interference page architecture with temporary textupLSB storing and parallel textupMSB program scheme for textupMLC NAND flash memories. IEEE JSSC, 2008.

[17]

Yu Cai, Onur Mutlu, Erich F. Haratsch, and Ken Mai. Program interference in textupMLC NAND flash memory: Characterization, modeling, and mitigation. In ICCD, 2013.

[18]

Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai. Threshold voltage distribution in textupMLC NAND flash memory: Characterization, analysis, and modeling. In DATE, 2013.

[19]

Yu Cai, Saugata Ghose, Yixin Luo, Ken Mai, Onur Mutlu, and Erich F. Haratsch. Vulnerabilities in textupMLC NAND flash memory programming: Experimental analysis, exploits, and mitigation techniques. In HPCA, 2017.

[20]

Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu. Enabling accurate and practical online flash channel modeling for modern textupMLC NAND flash memory. IEEE JSAC, 2016.

[21]

Jisung Park, Jaeyong Jeong, Sungjin Lee, Youngsun Song, and Jihong Kim. Improving performance and lifetime of textupNAND storage systems using relaxed program sequence. In DAC, 2016.

Digital Library

[22]

Vanishing spell. https://harrypotter.fandom.com/wiki/Vanishing_Spell.

[23]

J. Maserjian and N. Zamani. Behavior of the textupSi/textupSitextupO2 interface observed by textupFowler-textupNordheim tunneling. AIP Journal of Applied Physics, 1982.

[24]

Yu Cai, Yixin Luo, Saugata Ghose, and Onur Mutlu. Read disturb errors in textupMLC NAND flash memory: Characterization, mitigation, and recovery. In DSN, 2015.

Digital Library

[25]

Kazushige Kanda, Noboru Shibata, Toshiki Hisada, Katsuaki Isobe, Manabu Sato, Yui Shimizu, Takahiro Shimizu, Takahiro Sugimoto, Tomohiro Kobayashi, Naoaki Kanagawa, Yasuyuki Kajitani, Takeshi Ogawa, Kiyoaki Iwasa, Masatsugu Kojima, Toshihiro Suzuki, Yuya Suzuki, Shintaro Sakai, Tomofumi Fujimura, Yuko Utsunomiya, Toshifumi Hashimoto, Naoki Kobayashi, Yuuki Matsumoto, Satoshi Inoue, Yoshinao Suzuki, Yasuhiko Honda, Yosuke Kato, Shingo Zaitsu, Hardwell Chibvongodze, Mitsuyuki Watanabe, Hong Ding, Naoki Ookuma, and Ryuji Yamashita. A 19 nm 112.8 mm$^2$ 64 textupGb multi-level flash memory with 400 textupMbit/sec/pin 1.8 textupV toggle mode interface. IEEE JSSC, 2012.

[26]

Ki-Tae Park, Sangwan Nam, Daehan Kim, Pansuk Kwak, Doosub Lee, Yoon-He Choi, Myung-Hoon Choi, Dong-Hun Kwak, Doo-Hyun Kim, Min-Su Kim, Hyun-Wook Park, Sang-Won Shim, Kyung-Min Kang, Sang-Won Park, Kangbin Lee, Hyun-Jun Yoon, Kuihan Ko, Dong-Kyo Shim, Yang-Lo Ahn, Jinho Ryu, Donghyun Kim, Kyunghwa Yun, Joonsoo Kwon, Seunghoon Shin, Dae-Seok Byeon, Kihwan Choi, Jin-Man Han, Kye-Hyun Kyung, Jeong-Hyuk Choi, and Kinam Kim. Three-dimensional 128 textupGb textupMLC vertical textupNAND flash memory with 24-textupWL stacked layers and 50 textupMB/s high-speed programming. IEEE JSSC, 2014.

[27]

Kang-Deog Suh, Byung-Hoon Suh, Young-Ho Lim, Jin-Ki Kim, Young-Joon Choi, Yong-Nam Koh, Sung-Soo Lee, Suk-Chon Kwon, Byung-Soon Choi, Jin-Sun Yum, Jung-Hyuk Choi, Jang-Rae Kim, and Hyung-Kyu Lim. A 3.3 textupV 32 textupMb textupNAND flash memory with incremental step pulse programming scheme. IEEE JSSC, 1995.

[28]

Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai. Error patterns in textupMLC NAND flash memory: Measurement, characterization, and analysis. In DATE, 2012.

[29]

Yu Cai, Yixin Luo, Erich F. Haratsch, Ken Mai, and Onur Mutlu. Data retention in textupMLC NAND flash memory: Characterization, optimization, and recovery. In HPCA, 2015.

[30]

Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu. Improving textup3D NAND flash memory lifetime by tolerating early retention loss and process variation. In SIGMETRICS, 2018.

Digital Library

[31]

Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu. textupHeattextupWatch: Improving textup3D NAND flash memory device reliability by exploiting self-recovery and temperature-awareness. In HPCA, 2018.

[32]

Rino Micheloni, Luca Crippa, and Alessia Marelli. Inside textup NAND flash memories. Springer, 2010.

[33]

Micron. Micron textup3D NAND flash memory. https://www.micron.com/-/media/client/global/documents/products/product-flyer/3d_nand_flyer.pdf, 2016.

[34]

Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman S. Unsal, and Ken Mai. Error analysis and retention-aware error management for textupNAND flash memory. Intel Technology Journal, 2013.

[35]

Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu. Error characterization, mitigation, and recovery in flash-memory-based solid-state drives. Proc. IEEE, 2017.

[36]

Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu. Reliability issues in flash-memory-based solid-state drives: Experimental analysis, mitigation, recovery. In Inside Solid State Drives. Springer, 2018.

[37]

Giryoung Kim and Dongkun Shin. Performance analysis of textupSSD write using textupTRIM in textupNTFS and textupEXT4. In ICCIT, 2011.

[38]

Marcel Breeuwsma, Martien De Jongh, Coert Klaver, Ronald Van Der Knijff, and Mark Roeloofs. Forensic data recovery from flash memory. SSDDFJ, 2007.

[39]

Sangwook Shane Hahn, Sungjin Lee, Cheng Ji, Li-Pin Chang, Inhyuk Yee, Liang Shi, Chun Jason Xue, and Jihong Kim. Improving file system performance of mobile storage systems using a decoupled defragmenter. In USENIX ATC, 2017.

[40]

Sungjin Lee, Jisung Park, and Jihong Kim. Flashbench: A workbench for a rapid development of flash-based storage devices. In RSP, 2012.

[41]

Ronald Rivest. The textupMD5 message-digest algorithm. https://tools.ietf.org/html/rfc1321, 1992.

[42]

Avantika Mathur, Mingming Cao, Suparna Bhattacharya, Andreas Dilger, Alex Tomas, and Laurent Vivier. The new ext4 filesystem: current status and future plans. In Linux Symposium, 2007.

[43]

Seiichi Aritome. textup NAND flash memory technologies. John Wiley & Sons, 2015.

[44]

Chun-Hsiung Hung, Meng-Fan Chang, Yih-Shan Yang, Yao-Jen Kuo, Tzu-Neng Lai, Shin-Jang Shen, Jo-Yu Hsu, Shuo-Nan Hung, Hang-Ting Lue, Yen-Hao Shih, Shih-Lin Huang, Ti-Wen Chen, Tzung Shen Chen, Chung Kuang Chen, Chi-Yu Hung, and Chih-Yuan Lu. Layer-aware program-and-read schemes for textup3D stackable vertical-gate textupBE-SONOS NAND flash against cross-layer process variations. IEEE JSSC, 2015.

[45]

Yi Wang, Lisha Dong, and Rui Mao. textupP-Alloc: Process-variation tolerant reliability management for textup3D charge-trapping flash memory. ACM TECS, 2017.

[46]

JEDEC. Solid-state drive (textupSSD) requirements and endurance test method, 2010.

[47]

J. Alex Halderman, Seth D. Schoen, Nadia Heninger, William Clarkson, William Paul, Joseph A. Calandrino, Ariel J. Feldman, Jacob Appelbaum, and W. Edward Felten. Lest we remember: Cold boot attacks on encryption keys. In USENIX Security, 2008.

Digital Library

[48]

Franck Courbon, Sergei Skorobogatov, and Christopher Woods. Reverse engineering flash textupEEPROM memories using scanning electron microscopy. In CARDIS, 2016.

[49]

Tech insights. Intel/textupMicron 64textupL 3D NAND analysis. https://www.techinsights.com/blog/intelmicron-64l-3d-nand-analysis, 2017.

[50]

Rino Micheloni, Alessia Marelli, and Kam Eshghi. Inside textupSolid textupState textupDrives. Springer, 2013.

[51]

Myungsuk Kim, Jaehoon Lee, Sungjin Lee, Jisung Park, and Jihong Kim. Improving performance and lifetime of large-page textupNAND storages using erase-free subpage programming. In DAC, 2017.

[52]

Alessandro Torsi, Yijie Zhao, Haitao Liu, Toru Tanzawa, Akira Goda, Pranav Kalavade, and Krishna Parat. A program disturb model and channel leakage current study for sub-20 nm textupNAND flash cells. IEEE TED, 2010.

[53]

Christian Monzio Compagnoni, Andrea Ghetti, Michele Ghidotti, Alessandro S. Spinelli, and Angelo Visconti. Data retention and program/erase sensitivity to the array background pattern in deca-nanometer textupNAND flash memories. IEEE TED, 2009.

[54]

Chulbum Kim, Doo-Hyun Kim, Woopyo Jeong, Hyun-Jin Kim, Il Han Park, Hyun-Wook Park, JongHoon Lee, JiYoon Park, Yang-Lo Ahn, Ji Young Lee, Seung-Bum Kim, Hyunjun Yoon, Jae Doeg Yu, Nayoung Choi, NaHyun Kim, Hwajun Jang, JongHoon Park, Seunghwan Song, YongHa Park, Jinbae Bang, Sanggi Hong, Youngdon Choi, Moo-Sung Kim, Hyunggon Kim, Pansuk Kwak, Jeong-Don Ihm, Dae Seok Byeon, Jin-Yub Lee, Ki-Tae Park, and Kye-Hyun Kyung. A 512-textupGb 3-b/cell 64-stacked textupWL 3-D-NAND flash memory. IEEE JSSC, 2017.

[55]

Samsung. Samsung textupV-NAND technology: Yield more capacity, performance, endurance and power efficiency. https://studylib.net/doc/8282074/samsung-v-nand-technology, 2014.

[56]

Zbysek Gajda and Lukas Sekanina. Reducing the number of transistors in digital circuits using gate-level evolutionary design. In GECCO, 2007.

Digital Library

[57]

Vasily Tarasov, Erez Zadok, and Spencer Shepler. Filebench: A flexible framework for file system benchmarking. USENIX Login, 2016.

[58]

Samsung Electronics. Galaxy textupS2 black. https://www.samsung.com/uk/smartphones/galaxy-s2/GT-I9100LKAXEU/, 2011.

[59]

Dan Boneh and Richard J. Lipton. A revocable backup system. In USENIX Security, 1996.

Digital Library

[60]

Jaeheung Lee, Junyoung Heo, Yookun Cho, Jiman Hong, and Sung Y. Shin. Secure deletion for textupNAND flash file system. In SAC, 2008.

[61]

Junghee Lee, Kalidas Ganesh, Hyuk-Jun Lee, and Youngjae Kim. FtextscetextupSSD: A fast encrypted textupSSD employing on-chip access-control memory. IEEE CAL, 2017.

[62]

Joan Daemen and Vincent Rijmen. The design of Rijndael: textup AES -the advanced encryption standard. Springer, 2013.

[63]

Tilo Müller, Tobias Latzo, and Felix C. Freiling. Self-encrypting disks pose self-decrypting risks: How to break hardware-based full disk encryption. Technical Report Friedrich-Alexander University of Erlangen-Nuremberg, 2012.

[64]

Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. Architecting phase change memory as a scalable textupDRAM alternative. In ISCA, 2009.

Digital Library

[65]

Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. Scalable high performance main memory system using phase-change memory technology. In ISCA, 2009.

Digital Library

[66]

Ping Zhou, Bo Zhao, Jun Yang, and Youtao Zhang. A durable and energy efficient main memory using phase change memory technology. In ISCA, 2009.

Digital Library

[67]

Benjamin C. Lee, Ping Zhou, Jun Yang, Youtao Zhang, Bo Zhao, Engin Ipek, Onur Mutlu, and Doug Burger. Phase-change technology and the future of main memory. IEEE Micro, 2010.

Digital Library

[68]

H-S. Philip Wong, Simone Raoux, SangBum Kim, Jiale Liang, John P. Reifenberg, Bipin Rajendran, Mehdi Asheghi, and Kenneth E. Goodson. Phase change memory. Proceedings of the IEEE, 2010.

[69]

E. Chen, D. Apalkov, Z. Diao, A. Driskill-Smith, D. Druist, D. Lottis, V. Nikitin, X. Tang, S. Watts, S. Wang, S. A. Wolf, A. W. Ghosh, J. W. Lu, S. J. Poon, M. Stan, W. H. Butler, S. Gupta, C. K. A. Mewes, Time Mewes, and P. B. Visscher. Advances and future prospects of spin-transfer torque random access memory. IEEE Transactions on Magnetics, 2010.

[70]

Emre Kültürsay, Mahmut Kandemir, Anand Sivasubramaniam, and Onur Mutlu. Evaluating textupSTT-RAM as an energy-efficient main memory alternative. In ISPASS, 2013.

[71]

H-S. Philip Wong, Heng-Yuan Lee, Shimeng Yu, Yu-Sheng Chen, Yi Wu, Pang-Shiu Chen, Byoungil Lee, Frederick T. Chen, and Ming-Jinn Tsai. Metal--oxide textupRRAM. Proceedings of the IEEE, 2012.

Cited By

Wu JCai ZYang FLi JTrahay FYang ZWang CLiao J(2024)Polling Sanitization to Balance I/O Latency and Data Security of High-density SSDsACM Transactions on Storage10.1145/363982620:2(1-23)Online publication date: 19-Feb-2024
https://dl.acm.org/doi/10.1145/3639826
Ghiasi NSadrosadati MMustafa HGollwitzer AFirtina CEudine JMao HLindegger JCavlak MAlser MPark JMutlu O(2024)MegIS: High-Performance, Energy-Efficient, and Low-Cost Metagenomic Analysis with In-Storage Processing2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00054(660-677)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00054
Zha CXu ZXing JYin H(2024)Loft: An Architecture for Lifetime Management of Privacy Data in Service CooperationUbiquitous Security10.1007/978-981-97-1274-8_17(255-273)Online publication date: 13-Mar-2024
https://doi.org/10.1007/978-981-97-1274-8_17
Show More Cited By

Index Terms

Evanesco: Architectural Support for Efficient Data Sanitization in Modern Flash-Based Storage Systems
1. Hardware
  1. Communication hardware, interfaces and storage
    1. External storage
2. Security and privacy
  1. Database and storage security
    1. Data anonymization and sanitization

Recommendations

Reducing solid-state drive read latency by optimizing read-retry
ASPLOS '21: Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems

3D NAND flash memory with advanced multi-level cell techniques provides high storage density, but suffers from significant performance degradation due to a large number of read-retry operations. Although the read-retry mechanism is essential to ensuring ...
Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation
SIGMETRICS '18: Abstracts of the 2018 ACM International Conference on Measurement and Modeling of Computer Systems

Compared to planar NAND flash memory, 3D NAND flash memory uses a new flash cell design, and vertically stacks dozens of silicon layers in a single chip. This allows 3D NAND flash memory to increase storage density using a much less aggressive ...
Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation
SIGMETRICS '18

Compared to planar NAND flash memory, 3D NAND flash memory uses a new flash cell design, and vertically stacks dozens of silicon layers in a single chip. This allows 3D NAND flash memory to increase storage density using a much less aggressive ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ASPLOS '20: Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems

March 2020

1412 pages

ISBN:9781450371025

DOI:10.1145/3373376

General Chair:
James Larus
EPFL
,
Program Chairs:
Luis Ceze
University of Washington
,
Karin Strauss
Microsoft

Copyright © 2020 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 March 2020

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Samsung Research Funding & Incubation Center

Conference

ASPLOS '20

Sponsor:

ASPLOS '20: Architectural Support for Programming Languages and Operating Systems

March 16 - 20, 2020

Lausanne, Switzerland

Acceptance Rates

Overall Acceptance Rate 535 of 2,713 submissions, 20%

Upcoming Conference

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

18
Total Citations
View Citations
746
Total Downloads

Downloads (Last 12 months)117
Downloads (Last 6 weeks)7

Reflects downloads up to 09 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Wu JCai ZYang FLi JTrahay FYang ZWang CLiao J(2024)Polling Sanitization to Balance I/O Latency and Data Security of High-density SSDsACM Transactions on Storage10.1145/363982620:2(1-23)Online publication date: 19-Feb-2024
https://dl.acm.org/doi/10.1145/3639826
Ghiasi NSadrosadati MMustafa HGollwitzer AFirtina CEudine JMao HLindegger JCavlak MAlser MPark JMutlu O(2024)MegIS: High-Performance, Energy-Efficient, and Low-Cost Metagenomic Analysis with In-Storage Processing2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00054(660-677)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00054
Zha CXu ZXing JYin H(2024)Loft: An Architecture for Lifetime Management of Privacy Data in Service CooperationUbiquitous Security10.1007/978-981-97-1274-8_17(255-273)Online publication date: 13-Mar-2024
https://doi.org/10.1007/978-981-97-1274-8_17
Nadig RSadrosadati MMao HGhiasi NTavakkol APark JSarbazi-Azad HLuna JMutlu OSolihin YHeinrich M(2023)Venice: Improving Solid-State Drive Parallelism at Low Cost via Conflict-Free AccessesProceedings of the 50th Annual International Symposium on Computer Architecture10.1145/3579371.3589071(1-16)Online publication date: 17-Jun-2023
https://dl.acm.org/doi/10.1145/3579371.3589071
Li HPutra MShi RKurnia FLin XDo JKistijantoro AGanger GGunawi H(2023)Extending and Programming the NVMe I/O Determinism Interface for Flash ArraysACM Transactions on Storage10.1145/356842719:1(1-33)Online publication date: 11-Jan-2023
https://dl.acm.org/doi/10.1145/3568427
Fukami ARegazzoni FGeradts ZTakahashi A(2023)Data Sanitization on eMMCsProceedings of the 28th Asia and South Pacific Design Automation Conference10.1145/3566097.3568349(455-460)Online publication date: 16-Jan-2023
https://dl.acm.org/doi/10.1145/3566097.3568349
Cui JZeng ZHuang JYuan WYang L(2023)Improving 3-D NAND SSD Read Performance by Parallelizing Read-RetryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.319125642:3(768-780)Online publication date: Mar-2023
https://doi.org/10.1109/TCAD.2022.3191256
Wang WHo CLi YChen LChang Y(2023)Reaping Both Latency and Reliability Benefits With Elaborate Sanitization Design for 3D TLC NAND FlashIEEE Transactions on Computers10.1109/TC.2023.327228072:11(3029-3041)Online publication date: Nov-2023
https://doi.org/10.1109/TC.2023.3272280
Chou SChen YChen PChang YYang MKuo TChen YChang Y(2023)FSD: File-related Secure Deletion to Prolong the Lifetime of Solid-State Drives2023 IEEE 12th Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA58981.2023.00015(19-24)Online publication date: Aug-2023
https://doi.org/10.1109/NVMSA58981.2023.00015
Raquibuzzaman MBuddhanoy MMilenkovic ARay BMalka MKolodner HBellosa FGabel M(2022)Instant data sanitization on multi-level-cell NAND flash memoryProceedings of the 15th ACM International Conference on Systems and Storage10.1145/3534056.3534941(85-95)Online publication date: 6-Jun-2022
https://dl.acm.org/doi/10.1145/3534056.3534941
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents