research-article

Online Judge for FPGA-based Lab Projects in Computer Organization Course

Authors:

Weidong LiuAuthors Info & Claims

ACM TURC '20: Proceedings of the ACM Turing Celebration Conference - China

Pages 15 - 20

https://doi.org/10.1145/3393527.3393531

Published: 26 October 2020 Publication History

Abstract

While online judge systems are widely used in programming related courses, they are rarely used in hardware-related courses such as the computer organization course requiring the digital circuit design. With the widely available FPGA hardware, students now have fewer difficulties in building hardware by only writing hardware description language (HDL) code. We have built a cloud-based lab environment that students can build CPUs online by submitting their Verilog HDL code. Our HDL online judge system is applied to test the submitted code. It greatly reduces the efforts of checking the code manually.

References

[1]

Alex Aiken. 2018. Moss - A System for Detecting Software Plagiarism. Retrieved Jan 23, 2020 from https://theory.stanford.edu/~aiken/moss/

[2]

Javier de San Pedro, Josep Carmona, Jordi Cortadella, and Jordi Petit. 2012. Integrating formal verification in an online judge for e-learning logic circuit design. In Proceedings of the 43rd ACM technical symposium on Computer Science Education. ACM, 451--456.

Digital Library

[3]

Amazon.com Inc. 2019. Amazon EC2 F1 Instances. Retrieved Jan 2, 2020 from https://aws.amazon.com/ec2/instance-types/f1/

[4]

GitLab Inc. 2020. GitLab. Retrieved Jan 13, 2020 from https://about.gitlab.com/

[5]

Wenzel Jakob. 2017. pybind11. Retrieved July 28, 2019 from https://pybind11.readthedocs.io/en/stable/intro.html

[6]

Andy Kurnia, Andrew Lim, and Brenda Cheang. 2001. Online judge. Computers & Education 36, 4 (2001), 299--315.

Digital Library

[7]

Fearghal Morgan, Declan O'Loughlin, Jeremy Audiger, Yohan Boyer, Niall Timlin-Canning, Krzysztof Kępa, Seamus Cawley, Ian Gallivan, László Bakó, and Frank Callaly. 2018. Vicilogic 2.0: Online Learning and Prototyping of Digital Systems Using PYNQ-Z1/-Z2 SoC. In 2018 International Symposium on Rapid System Prototyping (RSP). IEEE, 76--82.

[8]

Jordi Petit, Omer Giménez, and Salvador Roura. 2012. Jutge. org: an educational programming judge. In Proceedings of the 43rd ACM technical symposium on Computer Science Education. ACM, 445--450.

Digital Library

[9]

Javier de San Pedro Martín. 2011. An environment for the automatic verification of digital circuits. (2011).

[10]

Han Wan, Kangxu Liu, Jiazhen Lin, and Xiaopeng Gao. 2019. A Web-based Remote FPGA Laboratory for Computer Organization Course. In Proceedings of the 2019 on Great Lakes Symposium on VLSI. ACM, 243--248.

Digital Library

[11]

Szymon Wasik, Maciej Antczak, Jan Badura, Artur Laskowski, and Tomasz Sternal. 2018. A survey on online judge systems and their applications. ACM Computing Surveys (CSUR) 51, 1 (2018), 3.

[12]

Henry Wong. 2017. HDLBits --- Verilog Practice. Retrieved Jan 2, 2020 from https://hdlbits.01xz.net/wiki/Main_Page

[13]

Xilinx 2018. Vivado Design Suite User Guide: Using Tcl Scripting. Xilinx. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug894-vivado-tcl-scripting.pdf.

[14]

Dexue Zhang, Xiaojun Zhang, and Hua Guo. 2017. Design and Implementation of Verilog Online Judge System. Education Teaching Forum 29 (2017), 166--168.

[15]

Ke Zhang, Yisong Chang, Mingyu Chen, Yungang Bao, and Zhiwei Xu. 2019. Computer Organization and Design Course with FPGA Cloud. In Proceedings of the 50th ACM Technical Symposium on Computer Science Education. ACM, 927--933.

Digital Library

[16]

Yuxiang Zhang, Yu Chen, Xiaojian Ma, Yuhan Tang, Yilin Niu, Shanshan Li, and Weidong Liu. 2017. Remote FPGA lab platform for computer system curriculum. In Proceedings of the ACM Turing 50th Celebration Conference-China. 1--6.

Digital Library

Cited By

Zhang HLu JXu W(2023)Verilog OJ: Research and Implementation of a Verilog HDL Online Judge System2023 IEEE International Conference on Image Processing and Computer Applications (ICIPCA)10.1109/ICIPCA59209.2023.10257968(1398-1401)Online publication date: 11-Aug-2023
https://doi.org/10.1109/ICIPCA59209.2023.10257968
Reiss CTychonievich L(2023)Experiences with a Hardware Description Language for a CS-major's Computer Organization Course2023 IEEE Frontiers in Education Conference (FIE)10.1109/FIE58773.2023.10343254(1-9)Online publication date: 18-Oct-2023
https://doi.org/10.1109/FIE58773.2023.10343254
Gao YLiu ZLi SLiu W(2023)Enhancing Evaluation and Feedback in Computer Organization Labs with an Automated RISC-V Processor Verification Framework2023 IEEE Frontiers in Education Conference (FIE)10.1109/FIE58773.2023.10343047(1-5)Online publication date: 18-Oct-2023
https://doi.org/10.1109/FIE58773.2023.10343047

Index Terms

Online Judge for FPGA-based Lab Projects in Computer Organization Course

Recommendations

Computer Organization and Design Course with FPGA Cloud
SIGCSE '19: Proceedings of the 50th ACM Technical Symposium on Computer Science Education

Computer Organization and Design (COD) is a fundamentally required early-stage undergraduate course in most computer science and engineering curricula. During the two sessions (lecture and project part) of one COD course, educational platforms play an ...
Remote FPGA lab platform for computer system curriculum
ACM TURC '17: Proceedings of the ACM Turing 50th Celebration Conference - China

This paper presents a MOOC-ready online FPGA laboratory platform which targets computer system experiments. Goal of design is to provide user with highly approximate experience and results as offline experiments. Rich functions are implemented by ...
Design and evaluation of a hardware/software FPGA-based system for fast image processing

We evaluate the performance of a hardware/software architecture designed to perform a wide range of fast image processing tasks. The system architecture is based on hardware featuring a Field Programmable Gate Array (FPGA) co-processor and a host ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

ACM TURC '20: Proceedings of the ACM Turing Celebration Conference - China

May 2020

220 pages

ISBN:9781450375344

DOI:10.1145/3393527

Copyright © 2020 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

In-Cooperation

Baidu Research: Baidu Research

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 October 2020

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

ACM TURC'20

ACM TURC'20: ACM Turing Celebration Conference - China

May 22 - 24, 2020

Hefei, China

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
111
Total Downloads

Downloads (Last 12 months)10
Downloads (Last 6 weeks)2

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhang HLu JXu W(2023)Verilog OJ: Research and Implementation of a Verilog HDL Online Judge System2023 IEEE International Conference on Image Processing and Computer Applications (ICIPCA)10.1109/ICIPCA59209.2023.10257968(1398-1401)Online publication date: 11-Aug-2023
https://doi.org/10.1109/ICIPCA59209.2023.10257968
Reiss CTychonievich L(2023)Experiences with a Hardware Description Language for a CS-major's Computer Organization Course2023 IEEE Frontiers in Education Conference (FIE)10.1109/FIE58773.2023.10343254(1-9)Online publication date: 18-Oct-2023
https://doi.org/10.1109/FIE58773.2023.10343254
Gao YLiu ZLi SLiu W(2023)Enhancing Evaluation and Feedback in Computer Organization Labs with an Automated RISC-V Processor Verification Framework2023 IEEE Frontiers in Education Conference (FIE)10.1109/FIE58773.2023.10343047(1-5)Online publication date: 18-Oct-2023
https://doi.org/10.1109/FIE58773.2023.10343047

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents