Supply Noise Reduction Filter for Parallel Integrated Transimpedance Amplifiers
Abstract
References
Index Terms
- Supply Noise Reduction Filter for Parallel Integrated Transimpedance Amplifiers
Recommendations
Design of low-noise transimpedance amplifiers with capacitive feedback
This paper reports on a new topology and design methodology for ultra-low noise and high-gain transimpedance amplifiers. This paper also reports on measurement results of two implemented ICs based on the proposed topology and fabricated in 130 nm IBM ...
8 Gbits/s inductorless transimpedance amplifier in 90 nm CMOS technology
This work presents the design and the measured performance of a 8 Gb/s transimpedance amplifier (TIA) fabricated in a 90 nm CMOS technology. The introduced TIA uses an inverter input stage followed by two common-source stages with a 1.5 k feedback ...
Analysis and design techniques for supply-noise mitigation in phase-locked loops
Supply noise affects the jitter performance of ring oscillator-based phase-locked loops (PLLs) significantly. While the focus of much of the prior art is on supply noise in oscillators, this paper illustrates that supply noise in other building blocks ...
Comments
Information & Contributors
Information
Published In
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CAS
- IEEE CEDA
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 50Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in