Article

Free access

Clock rate versus IPC: the end of the road for conventional microarchitectures

Authors:

M. S. Hrishikesh,

Stephen W. Keckler,

Doug BurgerAuthors Info & Claims

ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture

Pages 248 - 259

https://doi.org/10.1145/339647.339691

Published: 01 May 2000 Publication History

Abstract

The doubling of microprocessor performance every three years has been the result of two factors: more transistors per chip and superlinear scali ng of the processor clock with technology generation. Our results show that, due to both diminishing improvements in clock rates and poor wire scaling as semiconductor devices shrink, the achievable performance growth of conventional microarchitectures will slow substantially. In this paper, we describe technology-driven models for wire capacitance, wire delay, and microarchitectural component delay. Using the results of these models, we measure the simulated performance—estimating both clock rate and IPC —of an aggressive out-of-order microarchitecture as it is scaled from a 250nm technology to a 35nm technology. We perform this analysis for three clock scaling targets and two microarchitecture scaling strategies: pipeline scaling and capacity scaling. We find that no scaling strategy permits annual performance improvements of better than 12.5%, which is far worse than the annual 50-60% to which we have grown accustomed.

References

[1]

Vikas Agarwal, Stephen W. Keckler, and Doug Burger. Scaling of microarchitectural structures in future process technologies. Technical Report TR2000-02, Department of Computer Sciences, The University of Texas at Austin, April 2000.

[2]

David H. Albonesi. Dynamic ipc/clock rate optimization. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 282-292, June 1998.

Digital Library

[3]

B.S. Amrutur and M.A. Horowitz. Speed and power scaling of SRAMs. IEEE Journal of Solid State Circuits, 35(2): 175-185, February 2000.

[4]

Geordie Braceras, Alan Roberts, John Connor, Reid Wistort, Terry Frederick, Marcel Robillard, Stu Hall, Steve Burns, and Matt Graf. A 940MHz data rate 8Mb CMOS SRAM. In Proceedings of the IEEE International Solid-State Circuits Conference, pages 198-199, February 1999.

[5]

Doug Burger. Hardware Techniques to Improve the Performance of the Processor~Memory Interface. PhD thesis, University of Wisconsin- Madison, December 1998.

Digital Library

[6]

Doug Burger and Todd M. Austin. The simplescalar tool set version 2.0. Technical Report 1342, Computer Sciences Department, University of Wisconsin, June 1997.

[7]

Doug Burger, Alain Kfigi, and M.S. Hrishikesh. Memory hierarchy extensions to simplescalar 3.0. Technical Report TR99-25, Department of Computer Sciences, The University of Texas at Austin, April 2000.

[8]

Keith Diefendorff. Power4 focuses on memory bandwidth. Microprocessor Report, 13(13), October 1999.

[9]

Marco Fillo, Stephen W. Keckler, William J. Dally, Nicholas P. Carter, Andrew Chang, Yevgeny Gurevich, and Whay S. Lee. The M- Machine Multicomputer. In Proceedings of the 28th International Symposium on Microarchitecture, pages 146-156, December 1995.

Digital Library

[10]

Lance Hammond, Basem Nayfeh, and Kunle Olukotun. A single-chip multiprocessor. IEEE Computer, 30(9):79-85, September 1997.

Digital Library

[11]

Mark Horowitz, Ron Ho, and Ken Mai. The future of wires. In Seminconductor Research Corporation Workshop on Interconnects for Systems on a Chip, May 1999.

[12]

R.E. Kessler. The alpha 21264 microprocessor. IEEE Micro, 19(2):24- 36, March/April 1999.

Digital Library

[13]

David Kroft. Lockup-free instruction fetch/prefetch cache organization. In Proceedings of the Eighth International Symposium on Computer Architecture, pages 81-87, May 1981.

Digital Library

[14]

S. R. Kunkel and J. E. Smith. Optimal pipelining in supercomputers. In Proceedings of the 13th Annual International Symposium on Computer Architecture, pages 404-411, June 1986.

Digital Library

[15]

K. Mai, T. Paaske, N. Jayasena, R. Ho, and M. Horowitz. Smart memories: A modular reconfigurable architecture. In Proccedings of the 2 7th Annual International Symposium on Computer Architecture, June 2000.

Digital Library

[16]

Doug Matzke. Will physical scalability sabotage performance gains? IEEE Computer, 30(9):37-39, September 1997.

Digital Library

[17]

S. Naffziger. A subnanosecond 0.5#m 64b adder design. In Digest of Technical Papers, International Solid-State Circuits Conference, pages 362-363, February 1996.

[18]

Subbarao Palacharla, Norman P. Jouppi, and J.E. Smith. Complexityeffective superscalar processors. In Proceedings of the 24th Annual International Symposium on Computer Archtecture, pages 206-218, June 1997.

Digital Library

[19]

Glenn Reinman and Norm Jouppi. Extensions to cacti, 1999. Unpublished document.

[20]

Scott Rixner, William J. Dally, Brucek Khailany, Peter Mattson, Ujval J. Kapasi, and John D. Owens. Register organization for media processing. In Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, January 2000.

[21]

Eric Rotenberg, Quinn Jacobson, Yiannakis Sazeides, and Jim Smith. Trace processors. In Proceedings of 30th Annual International Symposium on Microarchitecture, pages 138-148, December 1997.

Digital Library

[22]

The national technology roadmap for semiconductors. Semiconductor Industry Association, 1999.

[23]

Hiroshi Shimizu, Kenji Ijitsu, Hideo Akiyoshi, Keizo Aoyama, Hirotaka Takatsuka, Kou Watanabe, Ryota Nanjo, and Yoshihiro Takao. A 1.4ns access 700MHz 288Kb SRAM macro with expandable architecture. In Proceedings of the IEEE International Solid-State Circuits Conference, pages 190-191,459, February 1999.

[24]

Gurindar S. Sohi. Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers. IEEE Transactions on Computers, 39(3):349-359, March 1990.

Digital Library

[25]

Gurindar S. Sohi, Scott E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proceedings of the 22rid Annual International Symposium on Computer Architecture, pages 414-425, June 1995.

Digital Library

[26]

Standard Performance Evaluation Corporation. SPEC Newsletter, September 1995.

[27]

Dennis Sylvester and Kurt Keutzer. Rethinking deep-submicron circuit design. IEEE Computer, 32(11):25-33, November 1999.

Digital Library

[28]

A. J. van Genderen and N. P. van der Meijs. Xspace user's manual. Technical Report ET-CAS 96-02, Delft University of Technology, Department of Electrical Engineering, August 1996.

[29]

Elliot Waingold, Michael Taylor, Devabhaktuni Srikrishna, Vivek Sarkar, Walter Lee, Victor Lee, Jang Kim, Matthew Frank, Peter Finch, Rajeev Barua, Jonathan Babb, Saman Amarasinghe, and Anant Agarwal. Baring it all to software: Raw machines. IEEE Computer, 30(9):86-93, September 1997.

Digital Library

[30]

Steven J.E. Wilton and Norman P. Jouppi. An enhanced access and cycle time model for on-chip caches. Technical Report 95/3, Digital Equipment Corporation, Western Research Laboratory, 1995.

[31]

Cangsang Zhao, Uddalak Bhattacharya, Martin Denham, Jim Kolousek, Yi Lu, Yong-Gee Ng, Novat Nintunze, Kamal Sarkez, and Hemmige Varadarajan. An 18Mb, 12.3GB/s cmos pipeline-burst cache SRAM with 1.54Gb/s/pin. In Proceedings of the IEEE International Solid-State Circuits Conference, pages 200-201,461, February 1999.

Cited By

Zeng JHuang SLiu JJung C(2024)Soft Error Resilience at Near-Zero CostProceedings of the 38th ACM International Conference on Supercomputing10.1145/3650200.3656605(176-187)Online publication date: 30-May-2024
https://dl.acm.org/doi/10.1145/3650200.3656605
Rietz VMünch CMayahinia MTahoori M(2023)Timing-accurate simulation framework for NVM-based compute-in-memory architecture explorationit - Information Technology10.1515/itit-2023-001965:1-2(13-29)Online publication date: 3-May-2023
https://doi.org/10.1515/itit-2023-0019
Nori VChauviere BWibbels MStevens K(2023)A Novel Asynchronous Network-On-Chip Based on Source Asynchronous Signaling2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)10.1109/ASYNC58294.2023.10239625(71-77)Online publication date: 16-Jul-2023
https://doi.org/10.1109/ASYNC58294.2023.10239625
Show More Cited By

Index Terms

Clock rate versus IPC: the end of the road for conventional microarchitectures
1. Computer systems organization

Recommendations

Clock rate versus IPC: the end of the road for conventional microarchitectures
Special Issue: Proceedings of the 27th annual international symposium on Computer architecture (ISCA '00)

The doubling of microprocessor performance every three years has been the result of two factors: more transistors per chip and superlinear scali ng of the processor clock with technology generation. Our results show that, due to both diminishing ...
Operand-Load-Based Split Pipeline Architecture for High Clock Rate and Commensurable IPC

The increase in the complexity of a wide-issue processor with its pipeline width is one of the primary concerns of the processor designers. In the conventional design, hardware in the processor core is laid out to handle multiple instructions with two-...
Dynamic IPC/clock rate optimization
ISCA '98: Proceedings of the 25th annual international symposium on Computer architecture

Current microprocessor designs set the functionality and clock rate of the chip at design time based on the configuration that achieves the best overall performance over a range of target applications. The result may be poor performance when running ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture

June 2000

327 pages

ISBN:1581132328

DOI:10.1145/339647

Chairmen:
Alan Berenbaum
Lucent Technologies
,
Joel Emer
Compaq Computer Corp.

ACM SIGARCH Computer Architecture News Volume 28, Issue 2
Special Issue: Proceedings of the 27th annual international symposium on Computer architecture (ISCA '00)
May 2000
325 pages
ISSN:0163-5964
DOI:10.1145/342001
Chairmen:
Alan Berenbaum
Lucent Technologies, Berkeley Heights, NJ
,
Joel Emer
Compaq Computer Corp., Palo Alto, CA
Issue’s Table of Contents

Copyright © 2000 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISCA00

Sponsor:

SIGARCH

ISCA00: 27th International Symposium on Computer Architecture

British Columbia, Vancouver, Canada

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

324
Total Citations
View Citations
4,018
Total Downloads

Downloads (Last 12 months)235
Downloads (Last 6 weeks)33

Reflects downloads up to 09 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zeng JHuang SLiu JJung C(2024)Soft Error Resilience at Near-Zero CostProceedings of the 38th ACM International Conference on Supercomputing10.1145/3650200.3656605(176-187)Online publication date: 30-May-2024
https://dl.acm.org/doi/10.1145/3650200.3656605
Rietz VMünch CMayahinia MTahoori M(2023)Timing-accurate simulation framework for NVM-based compute-in-memory architecture explorationit - Information Technology10.1515/itit-2023-001965:1-2(13-29)Online publication date: 3-May-2023
https://doi.org/10.1515/itit-2023-0019
Nori VChauviere BWibbels MStevens K(2023)A Novel Asynchronous Network-On-Chip Based on Source Asynchronous Signaling2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)10.1109/ASYNC58294.2023.10239625(71-77)Online publication date: 16-Jul-2023
https://doi.org/10.1109/ASYNC58294.2023.10239625
Yates DIslam M(2022)Data Mining on Smartphones: An Introduction and SurveyACM Computing Surveys10.1145/352975355:5(1-38)Online publication date: 3-Dec-2022
https://dl.acm.org/doi/10.1145/3529753
Xu YYu ZTang DChen GChen LGou LJin YLi QLi XLi ZLin JLiu TLiu ZTan JWang HWang HWang KZhang CZhang FZhang LZhang ZZhao YZhou YZhou YZou JCai YHuan DLi ZZhao JChen ZHe WQuan QLiu XWang SShi KSun NBao Y(2022)Towards Developing High Performance RISC-V Processors Using Agile Methodology2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO56248.2022.00080(1178-1199)Online publication date: Oct-2022
https://doi.org/10.1109/MICRO56248.2022.00080
Zhou YYu ZZhang CXu YWang HWang SSun NBao YZhou HMoreira JMueller FEtsion Y(2021)OmegaflowProceedings of the 35th ACM International Conference on Supercomputing10.1145/3447818.3460367(152-163)Online publication date: 3-Jun-2021
https://dl.acm.org/doi/10.1145/3447818.3460367
Antony TGrant M(2019)Quasilinear Chebyshev-Picard Iteration Method for Indirect Trajectory OptimizationAIAA Scitech 2019 Forum10.2514/6.2019-0260Online publication date: 6-Jan-2019
https://doi.org/10.2514/6.2019-0260
Zhao YSaeed AZegura EAmmar MMohaisen AZhang Z(2019)zDProceedings of the 15th International Conference on Emerging Networking Experiments And Technologies10.1145/3359989.3365425(220-232)Online publication date: 3-Dec-2019
https://dl.acm.org/doi/10.1145/3359989.3365425
Irie HKoizumi TFukuda AAkaki SNakae SBessho YShioya RNotsu TYoda KIshihara TSakai SOskin MInoue K(2018)STRAIGHTProceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2018.00019(121-133)Online publication date: 20-Oct-2018
https://dl.acm.org/doi/10.1109/MICRO.2018.00019
Chang TYao ZJackson PRand BWentzlaff DHunter HMoreno JEmer JSanchez D(2017)Architectural tradeoffs for biodegradable computingProceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3123939.3123980(706-717)Online publication date: 14-Oct-2017
https://dl.acm.org/doi/10.1145/3123939.3123980
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents