Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3443467.3443915acmotherconferencesArticle/Chapter ViewAbstractPublication PageseitceConference Proceedingsconference-collections
research-article

Energy efficient computing offloading mechanism based on FPGA cluster for edge cloud

Published: 01 February 2021 Publication History

Abstract

Towards the computing overload problem in cloud data center, we propose a computing offloading mechanism based on FPGA clusters for edge cloud. Firstly, the FPGA cluster we proposed is decoupled from traditional server, and FPGA BOX is used to power batch FPGA accelerators. The network-based FPGA cluster is deployed at the edge to undertake the computing tasks of the data center. On this basis, we propose an edge cloud network model based on FPGA clusters, and study the energy consumption minimization problem. Secondly, considering the diversity of computing tasks, the MapReduce algorithm based on the numbering mechanism proposed in this paper realizes the classification of computing tasks, and converts the energy consumption minimization problem into the energy consumption minimization problem when the user's computing tasks are determined. Based on the classification results, our improved Hungary algorithm can obtain the minimum energy consumption. Meantime, the computing task results can feedback to corresponding user according to the user information in classification results. Finally, numerical calculation results show that the computing offloading mechanism proposed in this paper shows good performance in terms of energy consumption.

References

[1]
Z. L. Ning, X. J. Wang, J. Rodrigues, and F. Xia (2019). Joint Computationoffloading, Power Allocation, and Channel Assignment for 5G-Enabled Traffic Management Systems, Ieee Transactions on Industrial Informatics, 3058--3067.
[2]
L. Johnsson, and G. Netzer(2016). The impact of Moore's Law and loss of Dennard scaling: Are DSP SoCs an energy efficient alternative to x86 SoCs?, 17th International Workshop on Advanced Computing and Analysis Techniques in Physics Research.
[3]
S. Mouselinos, V. Leon, S. Xydis, D. Soudris and K. Pekmestzi (2019). TF2FPGA: A Framework for Projecting and Accelerating Tensorflow CNNs on FPGA Platforms, In Proceedings of the 8th International Conference on Modern Circuits and Systems Technologies (MOCAST). IEEE, New York, NY, USA, 4 pages.
[4]
Z. Y. Chen, L. Luo, W. Quan, S. Yang, J. Yu, M. Wen and C. Y. Zhang (2018). Multiple CNN-based Tasks Scheduling across Shared GPU Platform in Research and Development Scenarios, 20th IEEE International Conference on High Performance Computing and Communications (HPCC), 578--585.
[5]
Y. Watanabe, H. Fujisawa, and T. Ozawa (2017). Domain-Specific Computing Using FPGA Accelerator, Fujitsu Scientific & Technical Journal, 20--25.
[6]
T. Gomes, S. Pinto, T. Gomes, A. Tavares, J. Cabral (2015). Towards an FPGA-Based Edge Device for the Internet of Things, Proceedings of 2015 Ieee 20th Conference on Emerging Technologies & Factory Automation, IEEE International Conference on Emerging Technologies and Factory Automation-ETFA.
[7]
F. Li, J. Y. Chen, and Z. Y. Wang (2019). Wireless MapReduce Distributed Computing, Ieee Transactions on Information Theory, 6101--6114.
[8]
F. Serratosa (2015). Speeding up Fast Bipartite Graph Matching Through a New Cost Matrix, International Journal of Pattern Recognition and Artificial Intelligence.
[9]
S. S. Yadav, P. A. C. Lopes, A. Ilic, and S. K. Patra (2019). Hungarian algorithm for subcarrier assignment problem using GPU and CUDA," International Journal of Communication Systems.
[10]
S. Jiang, D. He, C. Yang, C. Xu, G. Luo, Y. Chen, Y. Liu, J. Jiang (2018). Accelerating Mobile Applications at the Network Edge with Software-Programmable FPGAs, Ieee Conference on Computer Communications, 55--62.

Cited By

View all
  • (2024)Hardware ArchitectureEdge Computing Acceleration10.1002/9781119813873.ch5(125-166)Online publication date: 29-Nov-2024
  • (2021)HLS Based Ultra-low Latency FAST Protocol DecoderProceedings of the 5th International Conference on Computer Science and Application Engineering10.1145/3487075.3487150(1-6)Online publication date: 19-Oct-2021

Index Terms

  1. Energy efficient computing offloading mechanism based on FPGA cluster for edge cloud

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    EITCE '20: Proceedings of the 2020 4th International Conference on Electronic Information Technology and Computer Engineering
    November 2020
    1202 pages
    ISBN:9781450387811
    DOI:10.1145/3443467
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 01 February 2021

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Computing offloading
    2. FPGA
    3. Hungary algorithm
    4. edge cloud
    5. energy consumption
    6. numbering mechanism

    Qualifiers

    • Research-article
    • Research
    • Refereed limited

    Conference

    EITCE 2020

    Acceptance Rates

    EITCE '20 Paper Acceptance Rate 214 of 441 submissions, 49%;
    Overall Acceptance Rate 508 of 972 submissions, 52%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)8
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 03 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2024)Hardware ArchitectureEdge Computing Acceleration10.1002/9781119813873.ch5(125-166)Online publication date: 29-Nov-2024
    • (2021)HLS Based Ultra-low Latency FAST Protocol DecoderProceedings of the 5th International Conference on Computer Science and Application Engineering10.1145/3487075.3487150(1-6)Online publication date: 19-Oct-2021

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media