Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

Timing-Optimized Hardware Implementation to Accelerate Polynomial Multiplication in the NTRU Algorithm

Published: 11 May 2021 Publication History

Abstract

Post-quantum cryptographic algorithms have emerged to secure communication channels between electronic devices faced with the advent of quantum computers. The performance of post-quantum cryptographic algorithms on embedded systems has to be evaluated to achieve a good trade-off between required resources (area) and timing. This work presents two optimized implementations to speed up the NTRUEncrypt algorithm on a system-on-chip. The strategy is based on accelerating the most time-consuming operation that is the truncated polynomial multiplication. Hardware dedicated modules for multiplication are designed by exploiting the presence of consecutive zeros in the coefficients of the blinding polynomial. The results are validated on a PYNQ-Z2 platform that includes a Zynq-7000 SoC from Xilinx and supports a Python-based programming environment. The optimized version that exploits the presence of double, triple, and quadruple consecutive zeros offers the best performance in timing, in addition to considerably reducing the possibility of an information leakage against an eventual attack on the device, making it practically negligible.

References

[1]
V. Mavroeidis, K. Vishi, M. D. Zych, and A. Jøsang. 2018. The impact of quantum computing on present cryptography. International Journal of Advanced Computer Science and Applications 9, 3 (2018), 405–414.
[2]
C. Paar and J. Pelzl. 2010. Understanding Cryptography. Springer.
[3]
P. Shor. 1994. Algorithms for quantum computation: Discrete logarithms and factoring. In Proceedings of the 35th Annual Symposium on Foundations of Computer Science. IEEE, Los Alamitos, CA, 124–134.
[4]
U. Vazirani. 1998. On the power of quantum computation. Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences 356 (1998), 1759–1768.
[5]
NIST. 2017. Post-Quantum Cryptography. Retrieved March 18, 2021 from https://csrc.nist.gov/projects/post-quantum-cryptography.
[6]
NIST Third Round Post-Quantum Cryptography Project. Retrieved March 18, 2021 from https://csrc.nist.gov/projects/post-quantum-cryptography/round-3-submissions.
[7]
J. Hoffstein, J. Pipher, and J. H. Silverman. 1998. NTRU: A ring-based public key cryptosystem. In Algorithmic Number Theory. Lecture Notes in Computer Science, Vol. 1423. Springer, 267–288.
[8]
IEEE. 2009. IEEE Standard Specification for Public Key Cryptographic Techniques Based on Hard Problems over LatticesIEEE Standard Specification for Public Key Cryptographic Techniques Based on Hard Problems over Lattices. Technical Report. IEEE, Los Alamitos, CA.
[9]
NTRU. n.d. Home Page. Retrieved March 18, 2021 from https://ntru.org/.
[10]
FALCON. n.d. About FALCON. Retrieved March 18, 2021 from https://falcon-sign.info/.
[11]
NTRU Prime. n.d. Home Page. Retrieved March 18, 2021 from https://ntruprime.cr.yp.to/.
[12]
D. V. Bailey, D. Coffin, A. Elbirt, J. H. Silverman, and A. D. Woodbury. 2001. NTRU in constrained devices. In Cryptographic Hardware and Embedded Systems. Lecture Notes in Computer Science, Vol. 2162. Springer, 262–272.
[13]
A. C. Atici, J. Fan, L. Batina, I. Verbauwhede, and S. B. Ö. Yalçin. 2008. Low-cost implementations of NTRU for pervasive security. In Proceedings of the International Conference on Application-Specific Systems, Architectures, and Processors.
[14]
A. A. Kamal and A. M. Youssef. 2009. An FPGA implementation of the NTRUEncrypt cryptosystem. . In Proceedings of the International Conference on Microelectronics (ICM).
[15]
X. Zhan, R. Zhang, Z. Xiong, Z. Zheng, and Z. Liu. 2013. Efficient implementations of NTRU in wireless network. Communications and Network 5, 3 (2013), 485–492.
[16]
B. Liu and H. Wu. 2015. Efficient architecture and implementation for NTRUEncrypt system. In Proceedings of the Midwest Symposium on Circuits and Systems.
[17]
B. Liu and H. Wu. 2016. Efficient multiplication architecture over truncated polynomial ring for NTRUEncrypt system. In Proceedings of the IEEE International Symposium on Circuits and Systems.
[18]
K. Braun, T. Fritzmann, G. Maringer, T. Schamberger, and J. Sepulveda. 2019. Secure and compact full NTRU hardware implementation. In Proceedings of the IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC). 89–94.
[19]
V. B. Dang, F. Farahmand, M. Andrzejczak,K. Mohajerani, D. T. Nguyen, and Kris Gaj. 2020. Implementationand Benchmarking of Round 2 Candidates in the NIST Post-Quantum Cryptography StandardizationProcess Using Hardware and Software/Hardware Co-design Approaches. Cryptology ePrint Archive.
[20]
J. N. Gaithuru, M. Salleh, and M. Bakhtiari. 2017. Identification of influential parameters for NTRU decryption failure and recommendation of extended parameter selection criteria for elimination of decryption failure. IAENG International Journal of Computer Science 44, 3 (2017), 358–367.
[21]
F. Farahmand, D. T. Nguyen, V. B. Dang, A. Ferozpuri, and K. Gaj. 2019. Software/hardware codesign of the post quantum cryptography algorithm NTRUEncrypt using high-level synthesis and register-transfer level design methodologies. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications and the FPL Symposium on Circuits and Systems. Software/hardware codesign of the Pp
[22]
R. Dong. 2016. Efficient Multiplication Architectures for Truncated Polynomial Ring. University of Windsor. https://scholar.uwindsor.ca/etd/5814
[23]
PYNQ: Python Productivity for Zynq. n.d. Home Page. Retrieved March 18, 2021 from https://www.pynq.io/.
[24]
hwsec/ntru_lfsr. Retrieved March 18, 2021 from https://gitlab.com/hwsec/ntru_lfsr.
[25]
GitHub. n.d. tbuktu/libntru. Retrieved March 18, 2021 from https://github.com/tbuktu/libntru.

Cited By

View all
  • (2023)FPGA Implementation of Compact Hardware Accelerators for Ring-Binary-LWE-based Post-quantum CryptographyACM Transactions on Reconfigurable Technology and Systems10.1145/356945716:3(1-23)Online publication date: 21-Jun-2023
  • (2023)Area-Optimized Constant-Time Hardware Implementation for Polynomial MultiplicationIEEE Embedded Systems Letters10.1109/LES.2022.318526515:1(5-8)Online publication date: 1-Mar-2023
  • (2023)Efficient Implementation of Ring-Binary-LWE-based Lightweight PQC Accelerator on the FPGA Platform2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)10.1109/FCCM57271.2023.00021(114-120)Online publication date: May-2023
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Journal on Emerging Technologies in Computing Systems
ACM Journal on Emerging Technologies in Computing Systems  Volume 17, Issue 3
July 2021
483 pages
ISSN:1550-4832
EISSN:1550-4840
DOI:10.1145/3464978
  • Editor:
  • Ramesh Karri
Issue’s Table of Contents
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

Publication History

Published: 11 May 2021
Accepted: 01 December 2020
Revised: 01 December 2020
Received: 01 June 2020
Published in JETC Volume 17, Issue 3

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. Post-quantum cryptography
  2. NTRU
  3. embedded systems
  4. SoC

Qualifiers

  • Research-article
  • Refereed

Funding Sources

  • Spanish Government
  • Junta de Andalucía
  • P.O. FEDER of European Union
  • CSIC

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)13
  • Downloads (Last 6 weeks)3
Reflects downloads up to 01 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2023)FPGA Implementation of Compact Hardware Accelerators for Ring-Binary-LWE-based Post-quantum CryptographyACM Transactions on Reconfigurable Technology and Systems10.1145/356945716:3(1-23)Online publication date: 21-Jun-2023
  • (2023)Area-Optimized Constant-Time Hardware Implementation for Polynomial MultiplicationIEEE Embedded Systems Letters10.1109/LES.2022.318526515:1(5-8)Online publication date: 1-Mar-2023
  • (2023)Efficient Implementation of Ring-Binary-LWE-based Lightweight PQC Accelerator on the FPGA Platform2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)10.1109/FCCM57271.2023.00021(114-120)Online publication date: May-2023
  • (2023)A Simple Power Analysis of an FPGA implementation of a polynomial multiplier for the NTRU cryptosystem2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)10.1109/DCIS58620.2023.10336001(1-6)Online publication date: 15-Nov-2023
  • (2022)Multi-Unit Serial Polynomial Multiplier to Accelerate NTRU-Based Cryptographic Schemes in IoT Embedded SystemsSensors10.3390/s2205205722:5(2057)Online publication date: 7-Mar-2022
  • (2022)An Instruction-configurable Post-quantum Cryptographic Processor towards NTRU2022 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)10.1109/AsianHOST56390.2022.10022178(1-6)Online publication date: 14-Dec-2022

View Options

Login options

Full Access

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

HTML Format

View this article in HTML Format.

HTML Format

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media