Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3472456.3472492acmotherconferencesArticle/Chapter ViewAbstractPublication PagesicppConference Proceedingsconference-collections
research-article

Intra-page Cache Update in SLC-mode with Partial Programming in High Density SSDs

Published: 05 October 2021 Publication History
  • Get Citation Alerts
  • Abstract

    Modern high density SSDs commonly designate a part of their capacity as a cache using an Single-level Cell (SLC)-mode region. Partial programming is then adopted for reducing space fragmentation in the SLC-mode pages, but it exacerbates program disturb including both in-page disturb and neighbouring page disturb. This paper proposes a partial programming scheme (called intra-page update) by updating hot, small size data inside a given page to minimize the negative impact induced by program disturb. Moreover, we introduce a novel data movement principle to separate hot and cold write data in the SLC-mode cache when updating the data or carrying out garbage collection. As a result, the hot updated data can be kept in the SLC-mode cache and the cold data will be flushed onto the high density SSD region. Simulation tests on several realistic disk traces show that our proposal improves bit error rate by 9.2%, and I/O performance by 9.3% on average, compared to state-of-the-art methods, without a noticeable decrease in total endurance.

    References

    [1]
    [1] Bryan S. Kim, Jongmoo Choi and Sang Lyul Min. Design tradeoffs for SSD reliability. In USENIX Conference on File and Storage Technologies (FAST), 2019: 281–294.
    [2]
    [2] Lorenzo Zuolo, Cristian Zambelli, Rino Micheloni, and Piero Olivo. Solid-State Drives: Memory Driven Design Methodologies for Optimal Performance. In Proceeding of the IEEE, 2017: 105(9): 1589-1608.
    [3]
    [3] Seiichi Aritome. NAND flash memory technologies. John Wiley & Sons, 2015.
    [4]
    [4] Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu. Improving 3D NAND flash memory lifetime by tolerating early retention loss and process variation. In Proceedings of the ACM on Measurement and Analysis of Computing Systems (POMACS), 2018: 37:1-37:48.
    [5]
    [5] Rino Micheloni. Solid-State Drive (SSD): a nonvolatile storage system. Proceedings of the IEEE, 2017, 105(4): 583-588.
    [6]
    [6] Sangjin Yoo and Dongkun Shin. Reinforcement Learning-Based SLC Cache Technique for Enhancing SSD Write Performance. In USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage), 2020.
    [7]
    [7] Mengying Zhao, Lei Jiang, Youtao Zhang, and Chun Jason Xue. SLC-enabled Wear Leveling for MLC PCM Considering Process Variation. In Annual Design Automation Conference (DAC), 2014: 1-6.
    [8]
    [8] Duo Liu, Lei Yao, Linbo Long, Zili Shao, and Yong Guan. A workload-aware flash translation layer enhancing performance and lifespan of TLC/SLC dual-mode flash memory in embedded systems. Microprocessors and Microsystems, 2017, 52: 343-354.
    [9]
    [9] Ahmed Izzat Alsalibi, Sparsh Mittal, Mohammed Azmi Al‐Betar, and Putra Bin Sumari. A survey of techniques for architecting SLC/MLC/TLC hybrid Flash memory–based SSDs. Concurrency and Computation: Practice and Experience. 2018, 30(13): e4420.
    [10]
    [10] Jung-Hoon Kim, Sang-Hoon Kim, and Jin-Soo Kim. Subpage programming for extending the lifetime of NAND flash memory. In Design, Automation and Test in Europe (DATE), 2015: 555-560.
    [11]
    [11] Micron 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Features, 2006. https://datasheetspdf.com/pdf/697309/Micron/MT29F8G08BAA/1.
    [12]
    [12] Yazhi Feng, Dan Feng, Chenye Yu, Wei Tong, and Jingning Liu. Mapping granularity adaptive ftl based on flash page re-programming. In Design, Automation and Test in Europe (DATE), 2017.
    [13]
    [13] Chun-Yi Liu, Jagadish B. Kotra, Myoungsoo Jung, Mahmut T. Kandemir, and Chita R. Das. SOML Read: Rethinking the Read Operation Granularity of 3D NAND SSDs. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2019: 955-969.
    [14]
    [14] Tseng-Yi Chen, Yuan-Hao Chang, Chien-Chung Ho, and Shuo-Han Chen: Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory. In ACM/EDAC/IEEE Design Automation Conference (DAC), 2016: 92:1-92:6.
    [15]
    [15] Chun-Yi Liu, Jagadish Kotra, Myoungsoo Jung, and Mahmut T. Kandemir. PEN: Design and Evaluation of Partial-Erase for 3D NAND-Based High Density SSDs. In USENIX Conference on File and Storage Technologies (FAST), 2018: 67-82
    [16]
    [16] Sheng Qiu and A. L. Narasimha Reddy. A hybrid file system for improving random write in nand-flash SSD. In IEEE Symposium on Mass Storage Systems and Technologies (MSST), 2013.
    [17]
    [17] Myungsuk Kim, Jaehoon Lee, Sungjin Lee, Jisung Park, and Jihong Kim. Improving performance and lifetime of large-page NAND storages using erase-free subpage programming. In ACM/EDAC/IEEE Design Automation Conference (DAC), 2017: 1-6.
    [18]
    [18] Samsung K9F2G08U0C, 2010. https://datasheetspdf.com/datasheet/K9F 2G08U0C.html.
    [19]
    [19] Xuebin Zhang and Jiangpeng Li and Hao Wang and Kai Zhao and Tong Zhang. Reducing solid-state storage device write stress through opportunistic in-place delta compression. In USENIX Conference on File and Storage Technologies (FAST), 2016: 111-124.
    [20]
    [20] Dushyanth Narayanan, Austin Donnelly, and Antony Rowstron. Write off-loading: Practical power management for enterprise storage. ACM Transactions on Storage, 2008, 4(3): 1-23.
    [21]
    [21] Microsoft Production Server Traces. Retrieved from http://iotta.snia.org/traces/158.
    [22]
    [22] Chunghan Lee, Tatsuo Kumano, Tatsuma Matsuki, Hiroshi Endo, Naoto Fukumoto, and Mariko Sugawara. Understanding storage traffic characteristics on enterprise virtual desktop infrastructure. In ACM International Systems and Storage Conference (SYSTOR), 2017: 1-11.
    [23]
    [23] Zujie Ren, Biao Xu, Weisong Shi, Yongjian Ren, Feng Cao, Jiangbin Lin, and Zheng Ye. iGen: A Realistic Request Generator for Cloud File Systems Benchmarking. In IEEE International Conference on Cloud Computing (CLOUD), 2016: 343-350.
    [24]
    [24] Yang Hu, Hong Jiang, Dan Feng, Lei Tian, Hao Luo, Chao Ren. Exploring and exploiting the multilevel parallelism inside SSDs for improved performance and endurance. IEEE Transactions on Computers, 2013, 62(6): 1141-1155.
    [25]
    [25] Congming Gao, Min Ye, Qiao Li, Chun Jason Xue, Youtao Zhang, Liang Shi, and Jun Yang. Constructing large, durable and fast ssd system via reprogramming 3D TLC flash memory. In Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2019: 493-505.
    [26]
    [26] R. Micheloni, R. Ravasio, A. Marelli, E. Alice, V. Altieri, A. Bovino, L. Crippa, E. Di Martino, L. D’Onofrio, A. Gambardella, E. Grillea, G. Guerra, D. Kim, C. Missiroli, I. Motta, A. Prisco, G. Ragone, M. Romano, M. Sangalli, P. Sauro, M. Scotti, and S. Won. A 4Gb 2b/cell NAND flash memory with embedded 5b BCH ECC for 36MB/s system read throughput. In IEEE International Solid State Circuits Conference (ISSCC), 2006: 497-506.

    Cited By

    View all
    • (2024)Data Placement Using a Classifier for SLC/QLC Hybrid SSDsApplied Sciences10.3390/app1404164814:4(1648)Online publication date: 18-Feb-2024

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    ICPP '21: Proceedings of the 50th International Conference on Parallel Processing
    August 2021
    927 pages
    ISBN:9781450390682
    DOI:10.1145/3472456
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 05 October 2021

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Hot/Cold Data Separation
    2. I/O Performance
    3. P/E Cycles
    4. Partial Programming
    5. SLC-mode Blocks
    6. SSDs

    Qualifiers

    • Research-article
    • Research
    • Refereed limited

    Funding Sources

    Conference

    ICPP 2021

    Acceptance Rates

    Overall Acceptance Rate 91 of 313 submissions, 29%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)41
    • Downloads (Last 6 weeks)1

    Other Metrics

    Citations

    Cited By

    View all
    • (2024)Data Placement Using a Classifier for SLC/QLC Hybrid SSDsApplied Sciences10.3390/app1404164814:4(1648)Online publication date: 18-Feb-2024

    View Options

    Get Access

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    HTML Format

    View this article in HTML Format.

    HTML Format

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media