research-article

PIPF-DRAM: processing in precharge-free DRAM

Authors:

Mohammad Arman Soleimani,

Hamid Sarbazi-AzadAuthors Info & Claims

DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference

Pages 1075 - 1080

https://doi.org/10.1145/3489517.3530573

Published: 23 August 2022 Publication History

Abstract

To alleviate costly data communication among processing cores and memory modules, parallel processing-in-memory (PIM) is a promising approach which exploits the huge available internal memory bandwidth. High capacity, wide row size, and maturity of DRAM technology, make DRAM an alluring structure for PIM. However, dense layout, high process variation, and noise vulnerability of DRAMs make it very challenging to apply PIM for DRAMs in practice. This work proposes a PIM structure which eliminates these DRAM limitations, exploiting a precharge-free DRAM (PF-DRAM) structure. The proposed PIM structure, called PIPF-DRAM, performs parallel bitwise operations only by modifying control signal sequences in PF-DRAM, with almost zero structural and circuit modifications. Comparing the state-of-the-art PIM techniques, PIPF-DRAM is 4.2× more robust to process variation, 4.1% faster in average cycle time of operations, and consumes 66.1% less energy.

References

[1]

2015. DDR4 SDRAM. https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr4/8gb_ddr4_sdram.pdf.

[2]

Mustafa F Ali, et al. 2019. In-memory low-cost bit-serial addition using commodity DRAM technology. Transactions on Circuits and Systems I 67, 1 (2019), 155--165.

[3]

Shaahin Angizi, et al. 2019. Redram: A reconfigurable processing-in-dram platform for accelerating bulk bit-wise operations. In 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1--8.

[4]

Kevin K Chang, et al. 2017. Understanding reduced-voltage operation in modern DRAM devices: Experimental characterization, analysis, and mechanisms. Proceedings of Measurement and Analysis of Computing Systems 1, 1 (2017), 1--42.

Digital Library

[5]

Haerang Choi, et al. 2020. A Novel In-DRAM Accelerator Architecture for Binary Neural Network. In Symposium in Low-Power and High-Speed Chips. IEEE, 1--3.

[6]

Quan Deng, et al. 2018. Dracc: a dram based accelerator for accurate cnn inference. In Proceedings of the 55th Annual Design Automation Conference. 1--6.

Digital Library

[7]

Quan Deng, et al. 2019. Lacc: Exploiting lookup table-based fast and accurate vector multiplication in dram-based cnn accelerator. In Proceedings of the 56th Design Automation Conference 2019. 1--6.

Digital Library

[8]

Fei Gao, et al. 2019. Computedram: In-memory compute using off-the-shelf drams. In Proceedings of the 52nd annual IEEE/ACM international symposium on microarchitecture. 100--113.

Digital Library

[9]

Jeffrey Carl Gealow. 1990. Impact of processing technology on dram sense amplifier design. Ph.D. Dissertation. Massachusetts Institute of Technology.

[10]

Muhammad Mohsin Ghaffar, et al. 2020. A Low Power In-DRAM Architecture for Quantized CNNs using Fast Winograd Convolutions. In The International Symposium on Memory Systems. 158--168.

Digital Library

[11]

Kiyoo Itoh. 2013. VLSI memory chip design. Vol. 5. Springer Science & Business Media.

[12]

Lei Jiang, et al. 2017. XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs. In 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED). 1--6.

[13]

Shuangchen Li, et al. 2017. Drisa: A dram-based reconfigurable in-situ accelerator. In 2017 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 288--301.

Digital Library

[14]

Shih-Lien Lu, et al. 2015. Improving DRAM latency with dynamic asymmetric subarray. In 2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 255--266.

Digital Library

[15]

Lois Orosa, et al. 2021. CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations. arXiv:2106.05632 (2021).

[16]

Nezam Rohbani, et al. 2021. PF-DRAM: A Precharge-Free DRAM Structure. In 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 126--138.

[17]

Sourjya Roy, et al. 2021. PIM-DRAM: Accelerating Machine Learning Workloads using Processing in Memory based on DRAM Technology. arXiv preprint arXiv:2105.03736 (2021).

[18]

Hoseok Seol, et al. 2016. Energy efficient data encoding in DRAM channels exploiting data value similarity. ACM SIGARCH Computer Architecture News 44, 3 (2016), 719--730.

Digital Library

[19]

Vivek Seshadri, et al. 2013. RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization. In Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture. 185--197.

Digital Library

[20]

Vivek Seshadri, et al. 2017. Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology. In 2017 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 273--287.

Digital Library

[21]

Jaehyeong Sim, et al. 2018. Nid: processing binary convolutional neural network in commodity dram. In 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1--8.

Digital Library

[22]

Xin Xin, et al. 2019. ROC: DRAM-based Processing with Reduced Operation Cycles. In Proceedings of the 56th Annual Design Automation Conference 2019. 1--6.

Digital Library

[23]

Xin Xin, et al. 2020. Elp2im: Efficient and low power bitwise operation processing in dram. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 303--314.

Cited By

Marazzi MSachsenweger TSolt FZeng PTakashi KYarema MRazavi K(2024)HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00020(133-149)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00020
Rohbani NSoleimani MSarbazi-Azad H(2023)CoolDRAM: An Energy-Efficient and Robust DRAM2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED58423.2023.10244464(1-6)Online publication date: 7-Aug-2023
https://doi.org/10.1109/ISLPED58423.2023.10244464
Challagundla DBezzam ISaha BIslam R(2023)Resonant Compute-In-Memory (rCIM) 10T SRAM Macro for Boolean Logic2023 IEEE 41st International Conference on Computer Design (ICCD)10.1109/ICCD58817.2023.00026(110-117)Online publication date: 6-Nov-2023
https://doi.org/10.1109/ICCD58817.2023.00026
Show More Cited By

Recommendations

Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization
Performance evaluation review

Long DRAM latency is a critical performance bottleneck in current systems. DRAM access latency is defined by three fundamental operations that take place within the DRAM cell array: (i) activation of a memory row, which opens the row to perform accesses;...
Power management of hybrid DRAM/PRAM-based main memory
DAC '11: Proceedings of the 48th Design Automation Conference

Hybrid main memory consisting of DRAM and non-volatile memory is attractive since the non-volatile memory can give the advantage of low standby power while DRAM provides high performance and better active power. In this work, we address the power ...
Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization
SIGMETRICS '16: Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science

Long DRAM latency is a critical performance bottleneck in current systems. DRAM access latency is defined by three fundamental operations that take place within the DRAM cell array: (i) activation of a memory row, which opens the row to perform accesses;...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference

July 2022

1462 pages

ISBN:9781450391429

DOI:10.1145/3489517

General Chair:
Rob Oshana
NXP

Copyright © 2022 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 August 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '22

Sponsor:

SIGDA

DAC '22: 59th ACM/IEEE Design Automation Conference

July 10 - 14, 2022

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
405
Total Downloads

Downloads (Last 12 months)116
Downloads (Last 6 weeks)6

Reflects downloads up to 22 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Marazzi MSachsenweger TSolt FZeng PTakashi KYarema MRazavi K(2024)HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00020(133-149)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00020
Rohbani NSoleimani MSarbazi-Azad H(2023)CoolDRAM: An Energy-Efficient and Robust DRAM2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED58423.2023.10244464(1-6)Online publication date: 7-Aug-2023
https://doi.org/10.1109/ISLPED58423.2023.10244464
Challagundla DBezzam ISaha BIslam R(2023)Resonant Compute-In-Memory (rCIM) 10T SRAM Macro for Boolean Logic2023 IEEE 41st International Conference on Computer Design (ICCD)10.1109/ICCD58817.2023.00026(110-117)Online publication date: 6-Nov-2023
https://doi.org/10.1109/ICCD58817.2023.00026
Wang RGuo X(2023)A Hierarchically Reconfigurable SRAM-Based Compute-in-Memory Macro for Edge Computing2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)10.1109/AICAS57966.2023.10168564(1-5)Online publication date: 11-Jun-2023
https://doi.org/10.1109/AICAS57966.2023.10168564
Park JAzizi ROliveira GSadrosadati MNadig RNovo DGómez-Luna JKim MMutlu OHardavellas NCampanoni SGrot BKarpuzcu U(2022)Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash MemoryProceedings of the 55th Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO56248.2022.00069(937-955)Online publication date: 1-Oct-2022
https://dl.acm.org/doi/10.1109/MICRO56248.2022.00069

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents