Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3489517.3530666acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

DELTA: DEsigning a stealthy trigger mechanism for analog hardware trojans and its detection analysis

Published: 23 August 2022 Publication History
  • Get Citation Alerts
  • Abstract

    This paper presents a stealthy triggering mechanism that reduces the dependencies of analog hardware Trojans on the frequent toggling of the software-controlled rare nets. The trigger to activate the Trojan is generated by using a glitch generation circuit and a clock signal, which increases the selectivity and feasibility of the trigger signal. The proposed trigger is able to evade the state-of-the-art run-time detection (R2D2) and Built-In Acceleration Structure (BIAS) schemes. Furthermore, the simulation results show that the proposed trigger circuit incurs a minimal overhead in side-channel footprints in terms of area (29 transistors), delay (less than 1ps in the clock cycle), and power (1μW).

    References

    [1]
    Md Mahbub Alam, Adib Nahiyan, Mehdi Sadi, Domenic Forte, and Mark Tehranipoor. 2020. Soft-HaT: Software-Based Silicon Reprogramming for Hardware Trojan Implementation. ACM TODAES (2020).
    [2]
    Mohammad-Mahdi Bidmeshki, Angelos Antonopoulos, and Yiorgos Makris. 2017. Information flow tracking in analog/mixed-signal designs through proof-carrying hardware IP. In DATE, 2017.
    [3]
    Mohammad Mahdi Bidmeshki, Kiruba Sankaran Subramani, and Yiorgos Makris. 2019. Revisiting Capacitor-Based Trojan Design. In ICCD.
    [4]
    Ding Deng, Yaohua Wang, and Yang Guo. 2020. Novel Design Strategy Toward A2 Trojan Detection Based on Built-In Acceleration Structure. IEEE TCAD (2020).
    [5]
    Domenic Forte, Chongxi Bao, and Ankur Srivastava. 2013. Temperature tracking: An innovative run-time approach for hardware Trojan detection. In 2013 IEEE/ACM ICCAD.
    [6]
    Xiaolong Guo, Huifeng Zhu, Yier Jin, and Xuan Zhang. 2019. When Capacitors Attack: Formal Method Driven Design and Detection of Charge-Domain Trojans. In 2019 DATE.
    [7]
    Yumin Hou, Hu He, Kaveh Shamsi, Yier Jin, Dong Wu, and Huaqiang Wu. 2019. On-Chip Analog Trojan Detection Framework for Microprocessor Trustworthiness. IEEE TCAD (2019).
    [8]
    Kai Huang, Yun He, and Xiaowen Jiang. 2019. Holistic hardware Trojan design of trigger and payload at gate level with rare switching signals eliminated. IEICE Electronics Express (2019).
    [9]
    S. Kelly, X. Zhang, M. Tehranipoor, et al. 2015. Detecting Hardware Trojans using On-chip Sensors in an ASIC Design. J Electron Test 31.
    [10]
    Mohammad Nasim Imtaiz Khan, Asmit De, and Swaroop Ghosh. 2020. Cache-Out: Leaking Cache Memory Using Hardware Trojan. IEEE TVLSI (2020).
    [11]
    Christian Kison, Omar Mohamed Awad, Marc Fyrbiak, and Christof Paar. 2019. Security Implications of Intentional Capacitive Crosstalk. IEEE TIFS (2019).
    [12]
    He Li, Qiang Liu, and Jiliang Zhang. 2016. A survey of hardware Trojan threat and defense. Integration (2016).
    [13]
    Jie Li and John Lach. 2008. At-speed delay characterization for IC authentication and Trojan Horse detection. In 2008 IEEE HOST.
    [14]
    Yangdi Lyu and Prabhat Mishra. 2021. MaxSense. ACM TODAES (2021).
    [15]
    Christian Pilato, Kanad Basu, Francesco Regazzoni, and Ramesh Karri. 2019. Black-Hat High-Level Synthesis: Myth or Reality? IEEE TVLSI (2019).
    [16]
    Jan M Rabaey, Anantha P Chandrakasan, and Borivoje Nikolić 2003. Digital integrated circuits: a design perspective. Pearson edu. Upper Saddle River, NJ.
    [17]
    Ashfaqur Rahman, Paul D Shepherd, Shaila A Bhuyan, Shamim Ahmed, Sai K Akula, Landon Caley, H Alan Mantooth, Jia Di, A Matthew Francis, and James A Holmes. 2015. A family of CMOS analog and mixed signal circuits in SiC for high temperature electronics. In 2015 IEEE Aerospace Conference. IEEE.
    [18]
    Kiruba Subramani, Georgios Volanis, Mohammad-Mahdi Bidmeshki, Angelos Antonopoulos, and Yiorgos Makris. 2019. Trusted and Secure Design of Analog/RF ICs: Recent Developments. In 2019 IEEE 25th IOLTS.
    [19]
    Shmuel Wimer and Israel Koren. 2013. Design flow for flip-flop grouping in data-driven clock gating. IEEE TVLSI (2013).
    [20]
    Kaiyuan Yang, Matthew Hicks, Qing Dong, Todd Austin, and Dennis Sylvester. 2016. A2: Analog Malicious Hardware. In 2016 IEEE SSP.
    [21]
    Tiancheng Yang, Ankit Mittal, Yunsi Fei, and Aatmesh Shrivastava. 2021. Large Delay Analog Trojans: A Silent Fabrication-Time Attack Exploiting Analog Modalities. IEEE TVLSI (2021).
    [22]
    Jie Zhang and Qiang Xu. 2013. On hardware Trojan design and implementation at register-transfer level. In 2013 IEEE HOST.

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference
    July 2022
    1462 pages
    ISBN:9781450391429
    DOI:10.1145/3489517
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 23 August 2022

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Research-article

    Funding Sources

    • German Research Foundation (DFG), project SecuReFET

    Conference

    DAC '22
    Sponsor:
    DAC '22: 59th ACM/IEEE Design Automation Conference
    July 10 - 14, 2022
    California, San Francisco

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 146
      Total Downloads
    • Downloads (Last 12 months)45
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 27 Jul 2024

    Other Metrics

    Citations

    View Options

    Get Access

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media