Multi-input Serial Adders for FPGA-like Computational Fabric
Abstract
Supplementary Material
- Download
- 20.43 MB
References
Recommendations
Efficient Function Implementation for Bit-Serial Parallel Processors
Parallel processors with bit-serial processing elements (PE's) usually implement arithmetic functions by a sequence of word-level arithmetic operations; however, basic operations must be specified at the bit level. In this correspondence the possibility ...
High-speed FPGA 10's complement adders-subtractors
Special issue on selected papers from spl 2009 programmable logic and applicationsThis paper first presents a study on the classical BCD adders from which a carry-chain type adder is redesigned to fit within the Xilinx FPGA's platforms. Some new concepts are presented to compute the Pand Gfunctions for carry-chain optimization ...
Decimal Adders/Subtractors in FPGA: Efficient 6-input LUT Implementations
RECONFIG '09: Proceedings of the 2009 International Conference on Reconfigurable Computing and FPGAsThis paper presents FPGA implementations of add/subtract algorithms for 10 s complement BCD numbers. Carry-chain type circuits have been designed on 6-input LUT s Xilinx Virtex-5 FPGA technologies. Some new concepts are reviewed to compute the P and G ...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Short-paper
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 894Total Downloads
- Downloads (Last 12 months)214
- Downloads (Last 6 weeks)23
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in