Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3535044.3535059acmotherconferencesArticle/Chapter ViewAbstractPublication PagesheartConference Proceedingsconference-collections
short-paper

Low-power option Greeks: Efficiency-driven market risk analysis using FPGAs

Published: 09 June 2022 Publication History

Abstract

Quantitative finance is the use of mathematical models to analyse financial markets and securities. Typically requiring significant amounts of computation, an important question is the role that novel architectures can play in accelerating these models. In this paper we explore the acceleration of the industry standard Securities Technology Analysis Center’s (STAC) derivatives risk analysis benchmark STAC-A2™ by porting the Heston stochastic volatility model and Longstaff and Schwartz path reduction onto a Xilinx Alveo U280 FPGA with a focus on efficiency-driven computing.
Describing in detail the steps undertaken to optimise the algorithm for the FPGA, we then leverage the flexibility provided by the reconfigurable architecture to explore choices around numerical precision and representation. Insights gained are then exploited in our final performance and energy measurements, where for the efficiency improvement metric we achieve between an 8 times and 185 times improvement on the FPGA compared to two 24-core Intel Xeon Platinum CPUs. The result of this work is not only a show-case for the market risk analysis workload on FPGAs, but furthermore a set of efficiency driven techniques and lessons learnt that can be applied to quantitative finance and computational workloads on reconfigurable architectures more generally.

References

[1]
Leif BG Andersen. 2007. Efficient simulation of the Heston stochastic volatility model. Available at SSRN 946405(2007).
[2]
Brahim Betkaoui, David B Thomas, and Wayne Luk. 2010. Comparing performance and energy efficiency of FPGAs and GPUs for high productivity computing. In 2010 International Conference on Field-Programmable Technology. IEEE, 94–101.
[3]
Nick Brown. 2020. Exploring the acceleration of Nekbone on reconfigurable architectures. In 2020 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC). IEEE, 19–28.
[4]
Nick Brown. 2020. Weighing Up the New Kid on the Block: Impressions of using Vitis for HPC Software Development. In 2020 30th International Conference on Field-Programmable Logic and Applications (FPL). 335–340.
[5]
Nick Brown. 2021. Accelerating advection for atmospheric modelling on Xilinx and Intel FPGAs. In 2021 IEEE International Conference on Cluster Computing (CLUSTER). IEEE, 767–774.
[6]
Nick Brown. 2021. Porting incompressible flow matrix assembly to FPGAs for accelerating HPC engineering simulations. In 2021 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC). IEEE, 9–20.
[7]
Nick Brown, Mark Klaisoongnoen, and Oliver Thomson Brown. 2021. Optimisation of an FPGA Credit Default Swap engine by embracing dataflow techniques. In 2021 IEEE International Conference on Cluster Computing (CLUSTER). IEEE, 775–778.
[8]
Howard David, Eugene Gorbatov, Ulf R. Hanebutte, Rahul Khanna, and Christian Le. 2010. RAPL: Memory power estimation and capping. In 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED). 189–194.
[9]
Dionysios Diamantopoulos, Raphael Polig, Burkhard Ringlein, Mitra Purandare, Beat Weiss, Christoph Hagleitner, Mark Lantz, and François Abel. 2021. Acceleration-as-a-μService: A Cloud-native Monte-Carlo Option Pricing Engine on CPUs, GPUs and Disaggregated FPGAs. In 2021 IEEE 14th International Conference on Cloud Computing (CLOUD). IEEE, 726–729.
[10]
Steven L. Heston. 2015. A Closed-Form Solution for Options with Stochastic Volatility with Applications to Bond and Currency Options. The Review of Financial Studies 6, 2 (04 2015), 327–343.
[11]
Gordon Inggs, Shane Fleming, David B Thomas, and Wayne Luk. 2015. Is High Level Synthesis Ready for Business? An Option Pricing Case Study. In FPGA Based Accelerators for Financial Applications. Springer, 97–115.
[12]
Dirk Koch 2016. FPGA Versus Software Programming: Why, When, and How?In FPGAs for Software Programmers. Springer, 1–21.
[13]
P. Lankford, L. Ericson, and A. Nikolaev. 2012. End-User Driven Technology Benchmarks Based on Market-Risk Workloads. In 2012 SC Companion: High Performance Computing, Networking Storage and Analysis. 1171–1175.
[14]
Christian Leber, Benjamin Geib, and Heiner Litz. 2011. High frequency trading acceleration using FPGAs. In 2011 21st International Conference on Field Programmable Logic and Applications. IEEE, 317–322.
[15]
Francis A. Longstaff and Eduardo S. Schwartz. 2015. Valuing American Options by Simulation: A Simple Least-Squares Approach. The Review of Financial Studies 14, 1 (06 2015), 113–147.
[16]
STAC Research. 2021. STAC-A2 Central. Retrieved March 28, 2022 from https://stacresearch.com/a2
[17]
Xilinx. 2019. Vitis Accelerated Libraries. https://github.com/Xilinx/Vitis_Libraries
[18]
Xilinx. 2021. STAC Report: STAC-A2 (derivatives risk) on 8 x Alveo U250 FPGA cards in a BOXX GX8-M. STAC research audits(2021).
[19]
Xilinx. 2021. Vitis Unified Software Platform Documentation. Retrieved August 28, 2021 from https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/index.html
[20]
Chen Yang, Tong Geng, Tianqi Wang, Rushi Patel, Qingqing Xiong, Ahmed Sanaullah, Chunshu Wu, Jiayi Sheng, Charles Lin, Vipin Sachdeva, 2019. Fully integrated FPGA molecular dynamics simulations. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. 1–31.

Cited By

View all
  • (2024)The Role of FPGAs in Modern Option Pricing Techniques: A SurveyElectronics10.3390/electronics1316318613:16(3186)Online publication date: 12-Aug-2024
  • (2023)Stencil-HMLS: A multi-layered approach to the automatic optimisation of stencil codes on FPGAProceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis10.1145/3624062.3624543(556-565)Online publication date: 12-Nov-2023
  • (2022)Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs2022 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC)10.1109/H2RC56700.2022.00008(18-27)Online publication date: Nov-2022

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
HEART '22: Proceedings of the 12th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies
June 2022
114 pages
ISBN:9781450396608
DOI:10.1145/3535044
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 June 2022

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. FPGAs
  2. Market risk analysis
  3. STAC-A2
  4. efficiency-driven computing
  5. option Greeks
  6. reconfigurable architectures

Qualifiers

  • Short-paper
  • Research
  • Refereed limited

Funding Sources

  • EPSRC

Conference

HEART2022

Acceptance Rates

HEART '22 Paper Acceptance Rate 10 of 21 submissions, 48%;
Overall Acceptance Rate 22 of 50 submissions, 44%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)19
  • Downloads (Last 6 weeks)2
Reflects downloads up to 13 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2024)The Role of FPGAs in Modern Option Pricing Techniques: A SurveyElectronics10.3390/electronics1316318613:16(3186)Online publication date: 12-Aug-2024
  • (2023)Stencil-HMLS: A multi-layered approach to the automatic optimisation of stencil codes on FPGAProceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis10.1145/3624062.3624543(556-565)Online publication date: 12-Nov-2023
  • (2022)Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs2022 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC)10.1109/H2RC56700.2022.00008(18-27)Online publication date: Nov-2022

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

HTML Format

View this article in HTML Format.

HTML Format

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media