research-article

A Scalable Systolic Accelerator for Estimation of the Spectral Correlation Density Function and Its FPGA Implementation

Authors:

Douglas L. Maskell,

Carol Jingyi Li,

Philip H. W. Leong,

David BolandAuthors Info & Claims

ACM Transactions on Reconfigurable Technology and Systems, Volume 16, Issue 1

Article No.: 9, Pages 1 - 24

https://doi.org/10.1145/3546181

Published: 22 December 2022 Publication History

Abstract

The spectral correlation density (SCD) function is the time-averaged correlation of two spectral components used for analyzing periodic signals with time-varying spectral content. Although the analysis is extremely powerful, it has not been widely adopted in real-time applications due to its high computational complexity. In this article, we present an efficient FPGA implementation of the FFT accumulation method (FAM) for estimating the SCD function and its alpha profile. The implementation uses a linear systolic array with a bi-directional datapath consisting of DSP-based processing elements (PEs) with a dedicated instruction schedule, achieving a PE utilization of 88.2%.

The 128-PE implementation achieves a clock frequency in excess of 530 MHz and consumes 151K LUTs, 151K FFs, 264 BRAMs, 4 URAMs, and 1,054 DSPs, which is less than 36% of the logic fabric on a Zynq UltraScale+ XCZU28DR-2FFVG1517E RFSoC device. It has a modest 12.5W power consumption and an energy efficiency of 4,832 MOPS/W, which is 20.6× better than the published state-of-the-art GPU implementation. In terms of throughput, it achieves 15,340 windows/s (15,340 windows/s × 2,048 samples/window = 31.4 MS/s), which is a 4.65× improvement compared to the above-mentioned GPU implementation and 807× compared to an existing hybrid FPGA-GPU implementation.

References

[1]

Jérôme Antoni. 2007. Cyclic spectral analysis in practice. Mechan. Syst. Sig. Process. 21, 2 (2007), 597–630.

[2]

Jérôme Antoni. 2009. Cyclostationarity by examples. Mechan. Syst. Sig. Process. 23, 4 (2009), 987–1036.

[3]

Jerome Antoni and David Hanson. 2012. Detection of surface ships from interception of cyclostationary signature with the cyclic modulation coherence. IEEE J. Ocean. Eng. 37, 3 (2012), 478–493.

[4]

Jérôme Antoni, Ge Xin, and Nacer Hamzaoui. 2017. Fast computation of the spectral correlation. Mechan. Syst. Sig. Process. 92 (2017), 248–277.

[5]

Nilangshu Bidyanta, G. Vannhoy, M. Hirzallah, A. Akoglu, B. Ryu, and T. Bose. 2015. GPU and FPGA based architecture design for real-time signal classification. In Proceedings of the Wireless Innovation Forum Conference on Wireless Communications Technologies and Software Defined Radio (WInnComm’15). Springer, 70–79.

[6]

David Boland. 2016. Reducing memory requirements for high-performance and numerically stable Gaussian elimination. In Proceedings of the ACM/SIGDA International Symposium on Field-programmable Gate Arrays. 244–253.

Digital Library

[7]

P. Borghesani and J. Antoni. 2018. A faster algorithm for the calculation of the fast spectral correlation. Mechan. Syst. Sig. Process. 111 (2018), 113–118.

[8]

William A. Brown and Herschel H. Loomis. 1993. Digital implementations of spectral correlation analyzers. IEEE Trans. Sig. Process. 41, 2 (1993), 703–720.

Digital Library

[9]

Evandro L. Da Costa. 1996. Detection and Identification of Cyclostationary Signals.Technical Report. Naval Postgraduate School, Monterey, CA.

[10]

William A. Gardner. 1986. The spectral correlation theory of cyclostationary time-series. Sig. Process. 11, 1 (1986), 13–36.

Digital Library

[11]

William A. Gardner. 1989. Statistical Spectral Analysis: A Nonprobabilistic Theory. Prentice-Hall, Englewood Cliffs, NJ.

[12]

William A. Gardner. 1994. Cyclostationarity in Communications and Signal Processing. IEEE Press, New York.

[13]

William A. Gardner, Antonio Napolitano, and Luigi Paura. 2006. Cyclostationarity: Half a century of research. Sig. Process. 86, 4 (2006), 639–697.

Digital Library

[14]

Feng Ge and Charles W. Bostian. 2008. A parallel computing based spectrum sensing approach for signal detection under conditions of low SNR and Rayleigh multipath fading. In Proceedings of the 3rd IEEE Symposium on New Frontiers in Dynamic Spectrum Access Networks. IEEE, 1–10.

[15]

DeepSig Inc.2018. RF Datasets for Machine Learning. Retrieved from https://www.deepsig.ai/datasets.

[16]

Xilinx Inc.2021. UltraScale Architecture DSP Slice User Guide. Retrieved from https://docs.xilinx.com/v/u/en-US/ug579-ultrascale-dsp.

[17]

Sun Yuan Kung. 1985. VLSI array processors. IEEE ASSP Magazine 2, 3 (1985), 4–22.

[18]

Chu-Han Lee, Chia-Jen Chang, and Sao-Jie Chen. 2012. Parallelization of spectrum sensing algorithms using graphic processing units. In Proceedings of the Cross Strait Quad-Regional Radio Wireless Conference (CSQRWC’12). IEEE, 35–39.

[19]

Gaye Lightbody, Roger Woods, and Richard Walke. 2003. Design of a parameterizable silicon intellectual property core for QR-based RLS filtering. IEEE Trans. Very Large Scale Integ. Syst. 11, 4 (2003), 659–678.

Digital Library

[20]

Scott Marshall, Garrett Vanhoy, Ali Akoglu, Tamal Bose, and Bo Ryu. 2018. GPU based quarter spectral correlation density function. In Proceedings of the Conference on Design and Architectures for Signal and Image Processing (DASIP’18). IEEE, 88–93.

[21]

Scott Marshall, Garrett Vanhoy, Ali Akoglu, Tamal Bose, and Bo Ryu. 2020. GPGPU-based parallel implementation of spectral correlation density function. J. Sig. Process. Syst. 92, 1 (2020), 71–93.

Digital Library

[22]

Alexandru Martian, Bogdan Tudor Sandu, Octavian Fratu, Ion Marghescu, and Razvan Craciunescu. 2014. Spectrum sensing based on spectral correlation for cognitive radio systems. In Proceedings of the 4th International Conference on Wireless Communications, Vehicular Technology, Information Theory and Aerospace & Electronic Systems (VITAE’14). IEEE, 1–4.

[23]

Charles M. Rader. 1996. VLSI systolic arrays for adaptive nulling [radar]. IEEE Sig. Process. Mag. 13, 4 (1996), 29–49.

[24]

Barathram Ramkumar. 2009. Automatic modulation classification for cognitive radios using cyclic feature detection. IEEE Circ. Syst. Mag. 9, 2 (2009), 27–45.

Digital Library

[25]

Randy S. Roberts, William A. Brown, and Herschel H. Loomis. 1991. Computationally efficient algorithms for cyclic spectral analysis. IEEE Sig. Process. Mag. 8, 2 (1991), 38–49.

[26]

Steven R. Schnur. 2009. Identification and Classification of OFDM Based Signals Using Preamble Correlation and Cyclostationary Feature Extraction. Technical Report. Naval Postgraduate School, Monterey, CA.

[27]

Dorde C. Simic and J. R. Simic. 1999. The strip spectral correlation algorithm for spectral correlation estimation of digitally modulated signals. In 4th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services. TELSIKS’99 (Cat. No. 99EX365), Vol. 1. IEEE, 277–280.

[28]

Stephen Tridgell, David Boland, Philip H. W. Leong, Ryan Kastner, Alireza Khodamoradi, and Siddhartha. 2020. Real-time automatic modulation classification using RFSoC. In Proceedings of the International Parallel and Distributed Processing Symposium Workshops (IPDPSW’20). IEEE, 82–89.

[29]

Shixian Wang, Botao Zhang, Hengzhu Liu, and Lunguo Xie. 2010. Parallelized cyclostationary feature detection on a software defined radio processor. In Proceedings of the International Symposium on Signals, Systems and Electronics. IEEE, 1–4.

[30]

Xuechao Wei, Cody Hao Yu, Peng Zhang, Youxiang Chen, Yuxin Wang, Han Hu, Yun Liang, and Jason Cong. 2017. Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs. In Proceedings of the 54th Annual Design Automation Conference. 1–6.

Digital Library

[31]

Peter Welch. 1967. The use of fast Fourier transform for the estimation of power spectra: A method based on time averaging over short, modified periodograms. IEEE Trans. Aud. Electroacoust. 15, 2 (1967), 70–73.

[32]

Lauren J. Wong, William H. Clark IV, Bryse Flowers, R. Michael Buehrer, Alan J. Michaels, and William C. Headley. 2020. The RFML ecosystem: A look at the unique challenges of applying deep learning to radio frequency applications. arXiv preprint arXiv:2010.00432 (2020).

[33]

Wei Zhang, Vaughn Betz, and Jonathan Rose. 2012. Portable and scalable FPGA-based acceleration of a direct linear system solver. ACM Trans. Reconfig. Technol. Syst. 5, 1 (2012), 1–26.

Digital Library

Cited By

Ueno TDel Sozzo ESano K(2024)Flexible Systolic Array Platform on Virtual 2-D Multi-FPGA PlaneProceedings of the International Conference on High Performance Computing in Asia-Pacific Region10.1145/3635035.3637285(84-94)Online publication date: 18-Jan-2024
https://dl.acm.org/doi/10.1145/3635035.3637285
Yang TLi J(2023)Steel Surface Defect Detection Based on SSAM-YOLOInternational Journal of Information Technologies and Systems Approach10.4018/IJITSA.32809116:3(1-13)Online publication date: 18-Aug-2023
https://dl.acm.org/doi/10.4018/IJITSA.328091
Li CLi XLou BJin CBoland DLeong P(2023)Fixed-point FPGA Implementation of the FFT Accumulation Method for Real-time Cyclostationary AnalysisACM Transactions on Reconfigurable Technology and Systems10.1145/356742916:3(1-28)Online publication date: 22-Jun-2023
https://dl.acm.org/doi/10.1145/3567429

Index Terms

A Scalable Systolic Accelerator for Estimation of the Spectral Correlation Density Function and Its FPGA Implementation
1. Computer systems organization
  1. Embedded and cyber-physical systems
    1. System on a chip
2. Hardware
  1. Integrated circuits
    1. Reconfigurable logic and FPGAs
      1. Hardware accelerators
      2. Reconfigurable logic applications

Recommendations

A reconfigurable HexCell-based systolic array architecture for evolvable hardware on FPGA
Abstract
Evolvable hardware is a system that modifies its architecture and behavior to adapt with changes of the environment. It is formed by reconfigurable processing elements driven by an evolutionary algorithm. In this paper, we study a reconfigurable ...
FPGA-based configurable systolic architecture for window-based image processing

Image processing requires more computational power and data throughput than most conventional processors can provide. Designing specific hardware can improve execution time and achieve better performance per unit of silicon area. A field-programmable-...
An FPGA-based fault-tolerant 2D systolic array for matrix multiplications
Transactions on computational science XIII

This paper proposes a method to implement fault-tolerant self-reconfigurable 2D systolic arrays to calculate matrix multiplications on FPGAs. The array uses a 1.5-track switching network for reconfiguration. The array implemented is compared to the ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Reconfigurable Technology and Systems

ACM Transactions on Reconfigurable Technology and Systems Volume 16, Issue 1

March 2023

403 pages

ISSN:1936-7406

EISSN:1936-7414

DOI:10.1145/35733111

Editor:
Deming Chen
University of Illinois, Urbana-Champaign Urbana, USA

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 December 2022

Online AM: 04 July 2022

Accepted: 21 June 2022

Revised: 08 April 2022

Received: 25 August 2021

Published in TRETS Volume 16, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Refereed

Funding Sources

Ministry of Education (MOE), Singapore

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
308
Total Downloads

Downloads (Last 12 months)90
Downloads (Last 6 weeks)3

Reflects downloads up to 12 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Ueno TDel Sozzo ESano K(2024)Flexible Systolic Array Platform on Virtual 2-D Multi-FPGA PlaneProceedings of the International Conference on High Performance Computing in Asia-Pacific Region10.1145/3635035.3637285(84-94)Online publication date: 18-Jan-2024
https://dl.acm.org/doi/10.1145/3635035.3637285
Yang TLi J(2023)Steel Surface Defect Detection Based on SSAM-YOLOInternational Journal of Information Technologies and Systems Approach10.4018/IJITSA.32809116:3(1-13)Online publication date: 18-Aug-2023
https://dl.acm.org/doi/10.4018/IJITSA.328091
Li CLi XLou BJin CBoland DLeong P(2023)Fixed-point FPGA Implementation of the FFT Accumulation Method for Real-time Cyclostationary AnalysisACM Transactions on Reconfigurable Technology and Systems10.1145/356742916:3(1-28)Online publication date: 22-Jun-2023
https://dl.acm.org/doi/10.1145/3567429

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Full Text

View this article in Full Text.

HTML Format

View this article in HTML Format.

Media

Figures

Other

Tables

View full text|Download PDF

View Issue’s Table of Contents