article

Free access

Interference in multiprocessor computer systems with interleaved memory

Authors:

Forest Baskett and

Alan Jay SmithAuthors Info & Claims

Communications of the ACM, Volume 19, Issue 6

Pages 327 - 334

https://doi.org/10.1145/360238.360243

Published: 01 June 1976 Publication History

Abstract

This paper analyzes the memory interference caused by several processors simultaneously using several memory modules. Exact results are computed for a simple model of such a system. The limiting value is derived for the relative degree of memory interference as the system size increases. The model of the limiting behavior of the system yields approximate results for the simple model and also suggests that the results are valid for a much larger class of models, including those more nearly like real systems than the simple model. The assumptions and results of the simple model are tested against some measurements of program behavior and simulations of systems using memory references from real programs. The model results provide a good indication of the performance that should be expected from real systems of this type.

References

[1]

Beckenbach, E. (Ed.). Applied Combinatorial Mathematics. Wiley, New York, 1964.]]

[2]

Bhandarkar, D.P., and Fuller, S.H. A survey of techniques for analyzing memory interference in multi-processor systems. Tech. Rep., Carnegie-Mellon U., Pittsburgh, Pa., April 1973.]]

[3]

Budnik, P., and Kuck, D. The organization and use of parallel memories. IEEE Trans. on Comp. C-20, 12 (Dec. 1971), 1566-1569.]]

Digital Library

[4]

Burnett, G.J. Performance analysis of interleaved memory systems. Ph.D. Th., Princeton U., Princeton, N.J., 1970.]]

[5]

Burnett, G.J., and Coffman, E.G., Jr. A combinatorial problem related to interleaved systems. J.ACM 20, 1, (Jan. 1973), 39-45.]]

Digital Library

[6]

Burnett, G.J., and Coffman, E.G., Jr., Analysis of interleaved memory systems using blockage buffers. Comm. ACM, 18, 2 (Feb. 1975), 91-95.]]

Digital Library

[7]

Chewning, D. Multiprocessor memory interference. Unpublished report, Dep. of Electrical Engineering, Stanford U., Stanford, Calif. April 1973.]]

[8]

Coffman, E.G., Jr., Burnett, G.J., and Snowdon, R.A. On the performance of interleaved memories with multiple word bandwidths. IEEE Trans. on Comp. C-20, 12 (Dec. 1971), 1566- 1569.]]

[9]

Conti, C.J. Concepts for buffer storage. IEEE Computer Group News (March 1969), 9-13.]]

[10]

Cox, D.R., and Lewis, P.A.W. The Statistical Analysis of Series of Events. Methuen and Col, London, 1966.]]

[11]

Cox, D.R., and Smith, W.L. Queues. Chapman and Hall, London, 1961.]]

[12]

Feller, W. An Introduction to Probability Theory and Its Applications, Vol. I. Wiley, New York, 1968.]]

[13]

Firestone, R.M. Parallel programming: operational model and detection of parallelism. Ph.D. Th., New York U., May 1971.]]

Digital Library

[14]

Flores, I. Derivation of a waiting time factor for a multiple bank memory. J. ACM 11, 3 (July 1964), 265-282.]]

Digital Library

[15]

Flynn, M.J. Some computer organizations and their effectiveness. IEEE Trans. on Comp. C-21, 9 (Sept. 1972), 948-960.]]

Digital Library

[16]

Gordon, W.J., and Newell, G.S. Closed queueing systems with exponential servers. Op. Res. 15 (1967), 254-265.]]

Digital Library

[17]

Heart, F.E., Ornstein, S.M., Crowther, W.R., and Barker, W.B. A new minicomputer/multiprocessor for the ARPA network. AFIPS Conf. Proc., Vol. 42, 1973 SJCC, AFIPS Press, Montvale, N.J., 1973, pp. 529-537.]]

Digital Library

[18]

Jackson, J.R. Jobshop-like queueing systems. Management Sci. 10, 1 (Oct. 1963), 131-142.]]

Digital Library

[19]

Madnick, S. Multiprocessor software lockout. Proc. 1968 ACM National Conf., Las Vegas, Aug. 1968, pp. 19-24.]]

Digital Library

[20]

Muntz, R.R., and Baskett, F. Open, closed, and mixed networks of queues with different classes of customers. Stanford Electronics Labs. Tech. Rep. No. 33, Stanford U., Stanford, Calif., Aug. 1972.]]

Digital Library

[21]

Saaty, T.L. Elements of Queueing Theory. McGraw-Hill, New York, 1961.]]

[22]

Sekino, A. Performance evaluation of multiprogrammed time-shared computer systems, Ph.D. Th., Project MAC Document MAC TR-103, MIT, Cambridge, Mass., Sept. 1972.]]

[23]

Singleton, R.C. On computing the fast Fourier transform. Comm. ACM 10, 10 (Oct. 1967), 647-654.]]

Digital Library

[24]

Skinner, C.E., and Asher, J. Effects of storage contention on system performance, IBM Sys. J. 4 (1969), 319-333.]]

Digital Library

[25]

Strecker, W.D. Analysis of the instruction execution rate in certain computer structures, Ph.D. Th., Carnegie Mellon U., Pittsburgh, Pa., 1970.]]

Digital Library

[26]

Wulff, W., and Bell, C.G.C.mmp, a multi-mini-processor, AFIPS Conf. Proc., Vol. 41, part II, 1972 FJCC, AFIPS Press, Montvale, N.J., pp. 765-777.]]

Cited By

Önyüksel I(2016)Throughput Analysis of Multiple-Bus Multiprocessor Systems with Simultaneous Possession of Common ResourcesSIMULATION10.1177/00375497930610030661:3(176-184)Online publication date: 18-Aug-2016
https://doi.org/10.1177/003754979306100306
Onyuksel IIrani K(2016)Simulation experiments for performance analysis of multiple-bus multiprocessor systems with nonexponential service timesSIMULATION10.1177/00375497890520010452:1(18-23)Online publication date: 18-Aug-2016
https://doi.org/10.1177/003754978905200104
Ghosh J(2016)Evaluating multiprocessor performance: an exercise in metamodelingSIMULATION10.1177/00375497880510020651:2(70-74)Online publication date: 18-Aug-2016
https://doi.org/10.1177/003754978805100206
Show More Cited By

Recommendations

Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer System

An approximate analysis is performed of an often studied model of an interleaved memory, multiprocessor system consisting of M memory modules and N processors. A closed-form solution is obtained and the one approximation used is found to result in ...
Read More
Multiprocessor memory organization and memory interference

ture of shared memory in a multiprocessor computer system is examined with particular attention to noninterleaved memory. Alternative memory organizations are compared and it is shown that a home memory organization, in which each processor is ...
Read More
Reducing Interference Among Vector Accesses in Interleaved Memories

Memory interference occurs when two or more concurrent data requests are addressed to the same main memory bank. In vector superconductors, this problem is serious due to the periodic interaction among vectors accesses, and can significantly reduce ...
Read More

Comments

Information & Contributors

Information

Published In

cover image Communications of the ACM

Communications of the ACM Volume 19, Issue 6

June 1976

49 pages

ISSN:0001-0782

EISSN:1557-7317

DOI:10.1145/360238

Editor:
Robert L. Ashenhurst
Univ. of Chicago, Chicago, IL

Issue’s Table of Contents

Copyright © 1976 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1976

Published in CACM Volume 19, Issue 6

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

181
Total Citations
View Citations
711
Total Downloads

Downloads (Last 12 months)101
Downloads (Last 6 weeks)16

Other Metrics

View Author Metrics

Citations

Cited By

Önyüksel I(2016)Throughput Analysis of Multiple-Bus Multiprocessor Systems with Simultaneous Possession of Common ResourcesSIMULATION10.1177/00375497930610030661:3(176-184)Online publication date: 18-Aug-2016
https://doi.org/10.1177/003754979306100306
Onyuksel IIrani K(2016)Simulation experiments for performance analysis of multiple-bus multiprocessor systems with nonexponential service timesSIMULATION10.1177/00375497890520010452:1(18-23)Online publication date: 18-Aug-2016
https://doi.org/10.1177/003754978905200104
Ghosh J(2016)Evaluating multiprocessor performance: an exercise in metamodelingSIMULATION10.1177/00375497880510020651:2(70-74)Online publication date: 18-Aug-2016
https://doi.org/10.1177/003754978805100206
Tretter AKumar PThiele L(2015)Interleaved multi-bank scratchpad memoriesProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744861(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744861
Michalak TSzczepański PRahwan TChrobak ABrânzei SWooldridge MJennings N(2014)Implementation and Computation of a Value for Generalized Characteristic Function GamesACM Transactions on Economics and Computation10.1145/26650072:4(1-35)Online publication date: 28-Oct-2014
https://dl.acm.org/doi/10.1145/2665007
Chen PKeijzer BKempe DSchäfer G(2014)Altruism and Its Impact on the Price of AnarchyACM Transactions on Economics and Computation10.1145/25978932:4(1-45)Online publication date: 28-Oct-2014
https://dl.acm.org/doi/10.1145/2597893
Bhaskar VLallement P(2011)Queuing network model of uniformly distributed arrivals in a distributed supply chain using subcontractingDecision Support Systems10.1016/j.dss.2010.11.02951:1(65-76)Online publication date: 1-Apr-2011
https://dl.acm.org/doi/10.1016/j.dss.2010.11.029
Lipman JStout Q(2010)Analysis of Delays Caused by Local SynchronizationSIAM Journal on Computing10.1137/08072309039:8(3860-3884)Online publication date: 1-Dec-2010
https://dl.acm.org/doi/10.1137/080723090
Bhaskar VLallement P(2010)Modeling a supply chain using a network of queuesApplied Mathematical Modelling10.1016/j.apm.2009.10.01934:8(2074-2088)Online publication date: Aug-2010
https://doi.org/10.1016/j.apm.2009.10.019
Dama JLines A(2009)GHz Asynchronous SRAM in 65nmProceedings of the 2009 15th IEEE Symposium on Asynchronous Circuits and Systems (async 2009)10.1109/ASYNC.2009.23(85-94)Online publication date: 17-May-2009
https://dl.acm.org/doi/10.1109/ASYNC.2009.23
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

Media

Figures

Other

Tables

View Issue’s Table of Contents