poster

Approximate Automatic Verification and Formal Language Processing

Authors:

Weijun Zhu,

Yang LiuAuthors Info & Claims

ACM TURC '23: Proceedings of the ACM Turing Award Celebration Conference - China 2023

Pages 106 - 107

https://doi.org/10.1145/3603165.3607422

Published: 25 September 2023 Publication History

Get Access

Abstract

In this paper, Formal Language Processing (FLP) is explicitly defined as processing generalized formal language problems via Machine Learning (ML) including Deep Learning (DL). Temporal Logic (TL) Model Checking (MC) and TL Satisfiability Checking (SC) can be considered as the two formal language problems. How to deal with them via ML? First, an online way for approximate Linear Temporal Logic (LTL) MC using ML is pioneered. Second, an algorithmic framework for approximate LTL-MC based on Graph Neural Network (GNN) and Recursive Neural Network (RecNN) is designed. Third, the approximate LTL-SC technique is analyzed and discussed. On the basis of it, an early exploration aiming to FLP automatic verification of temporal logic occurs.

References

[1]

Zhu Weijun. 2022. Approximate Model Checking based on Deep Forest, International Conference on Artificial Intelligence and Computer Information Technology, IEEE press, Yichang, China, 1-4.

Google Scholar

[2]

Joshua Ackerman, George Cybenko. 2021. Formal Languages, Deep Learning, Topology and Algebraic Word Problems, IEEE Symposium on Security and Privacy Workshops, IEEE press, San Francisco, CA, USA, 134-141.

Google Scholar

[3]

Petr Grachev. 2019. Grammar Inference with Multiparameter Genetic Model, International Conference on Advances in Image Processing. ACM press, Chengdu, China, 160–164.

Digital Library

Google Scholar

[4]

Sheridan S. Curley, Richard E. Harang. 2016. Grammatical Inference and Machine Learning Approaches to Post-Hoc LangSec. IEEE Symposium on Security and Privacy Workshops, IEEE press, San Jose, CA, USA, 171-178.

Crossref

Google Scholar

Index Terms

Approximate Automatic Verification and Formal Language Processing
1. Software and its engineering
  1. Software creation and management
    1. Software development process management
      1. Software development methods
        Agile software development

Recommendations

Formal verification of ASMs using MDGs

We present a framework for the formal verification of abstract state machine (ASM) designs using the multiway decision graphs (MDG) tool. ASM is a state based language for describing transition systems. MDG provides symbolic representation of transition ...
Temporal property verification as a program analysis task

We describe a reduction from temporal property verification to a program analysis problem. First we present a proof system that, unlike the standard formulation, is more amenable to reasoning about infinite-state systems: disjunction is treated by ...
A Formal Verification Environment for Railway Signaling System Design
Special issue: industrial critical systems

A fundamental problem in the design and development of embedded control systems is the verification of safety requirements. Formal methods, offering a mathematical way to specify and analyze the behavior of a system, together with the related support tools ...

Comments

Information & Contributors

Information

Published In

ACM TURC '23: Proceedings of the ACM Turing Award Celebration Conference - China 2023

July 2023

173 pages

ISBN:9798400702334

DOI:10.1145/3603165

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 25 September 2023

Check for updates

Author Tags

Qualifiers

Poster
Research
Refereed limited

Conference

ACM TURC '23

ACM TURC '23: ACM Turing Award Celebration Conference 2023

July 28 - 30, 2023

Wuhan, China

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
25
Total Downloads

Downloads (Last 12 months)21
Downloads (Last 6 weeks)1

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

HTML Format

View this article in HTML Format.

HTML Format

Abstract

References

Index Terms

Recommendations

Formal verification of ASMs using MDGs

Temporal property verification as a program analysis task

A Formal Verification Environment for Railway Signaling System Design

Comments

Information

Published In

Publisher

Publication History

Check for updates

Author Tags

Qualifiers

Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Get Access

Login options

Full Access

View options

PDF

eReader

HTML Format

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations