research-article

Open access

FFTX-IRIS: Towards Performance Portability and Heterogeneity for SPIRAL Generated Code

Authors:

Sanil Rao,

Mohammad Alaul Haque Monil,

Het Mankad,

Jeffrey Vetter,

Franz FranchettiAuthors Info & Claims

SC-W '23: Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis

Pages 1635 - 1641

https://doi.org/10.1145/3624062.3624242

Published: 12 November 2023 Publication History

All formats PDF

Abstract

FFTX-IRIS is a dynamic system to efficiently utilize novel heterogeneous platforms. This system links two next-generation frameworks, FFTX and IRIS, to navigate the complexity of different hardware architectures. FFTX provides a runtime code generation framework for high-performance Fast Fourier Transform kernels. IRIS runtime provides portability and multi-device heterogeneity, allowing computation on any available compute resource. Together, FFTX-IRIS enables code generation, seamless portability, and performance without user involvement. We show the design of the FFTX-IRIS system along with an evaluation of various small FFT benchmarks. We also demonstrate multi-device heterogeneity of FFTX-IRIS with a larger stencil application.

Supplemental Material

MP4 File

Recording of "FFTX-IRIS: Towards Performance Portability and Heterogeneity for SPIRAL Generated Code" presentation at RSDHA 2023.

Download
105.31 MB

References

[1]

C. Augonnet, S. Thibault, R. Namyst, and P. A. Wacrenier. 2011. StarPU: a unified platform for task scheduling on heterogeneous multicore architectures. Concurrency and Computation: Practice and Experience 23, 2 (2011), 187–198.

Digital Library

Google Scholar

[2]

Anthony M. Cabrera, Seth Hitefield, Jungwon Kim, Seyong Lee, Narasinga Rao Miniskar, and Jeffrey S. Vetter. 2021. Toward Performance Portable Programming for Heterogeneous Systems on a Chip: A Case Study with Qualcomm Snapdragon SoC. In 2021 IEEE High Performance Extreme Computing Conference, HPEC 2021, Waltham, MA, USA, September 20-24, 2021. IEEE, 1–7. https://doi.org/10.1109/HPEC49654.2021.9622794

Crossref

Google Scholar

[3]

H Carter Edwards, Christian R Trott, and Daniel Sunderland. 2014. Kokkos: Enabling manycore performance portability through polymorphic memory access patterns. Journal of parallel and distributed computing 74, 12 (2014), 3202–3216.

Digital Library

Google Scholar

[4]

Franz Franchetti, Frédéric de Mesmay, Daniel McFarlin, and Markus Püschel. 2009. Operator Language: A Program Generation Framework for Fast Kernels. In Domain-Specific Languages, Walid Mohamed Taha (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 385–409.

Google Scholar

[5]

Franz Franchetti, Tze-Meng Low, Thom Popovici, Richard Veras, Daniele G. Spampinato, Jeremy Johnson, Markus Püschel, James C. Hoe, and José M. F. Moura. 2018. SPIRAL: Extreme Performance Portability. Proceedings of the IEEE, special issue on “From High Level Specification to High Performance Code” 106, 11 (2018).

Google Scholar

[6]

Jungwon Kim, Seyong Lee, Beau Johnston, and Jeffrey S. Vetter. 2021. IRIS: A Portable Runtime System Exploiting Multiple Heterogeneous Programming Systems. In 2021 IEEE High Performance Extreme Computing Conference, HPEC 2021, Waltham, MA, USA, September 20-24, 2021. IEEE, 1–8. https://doi.org/10.1109/HPEC49654.2021.9622873

Crossref

Google Scholar

[7]

Randall J. LeVeque. 2002. Finite Volume Methods for Hyperbolic Problems. Cambridge University Press. https://doi.org/10.1017/CBO9780511791253

Crossref

Google Scholar

[8]

H. Mankad, S. Rao, B. Van Straalen, P. Colella, and F. Franchetti. 2023. ProtoX: A First Look. In 2023 IEEE High Performance Extreme Computing Conference (HPEC).

Google Scholar

[9]

Peter McCorquodale and Phillip Colella. 2011. A high-order finite-volume method for conservation laws on locally refined grids. Communications in Applied Mathematics and Computational Science 6, 1 (2011), 1–25.

Crossref

Google Scholar

[10]

OpenACC. 2015. OpenACC: Directives for Accelerators.

Google Scholar

[11]

OpenMP. 1999. OpenMP Reference.

Google Scholar

[12]

S. Rao, A. Kutuluru, P. Brouwer, S. McMillan, and F. Franchetti. 2020. GBTLX: A First Look. In 2020 IEEE High Performance Extreme Computing Conference (HPEC). 1–7. https://doi.org/10.1109/HPEC43674.2020.9286231

Crossref

Google Scholar

[13]

Rohan Yadav, Alex Aiken, and Fredrik Kjolstad. 2022. DISTAL: The Distributed Tensor Algebra Compiler. In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation (San Diego, CA, USA) (PLDI 2022). Association for Computing Machinery, New York, NY, USA, 286–300. https://doi.org/10.1145/3519939.3523437

Digital Library

Google Scholar

[14]

Rohan Yadav, Alex Aiken, and Fredrik Kjolstad. 2022. SpDISTAL: Compiling Distributed Sparse Tensor Computations. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (Dallas, Texas) (SC ’22). IEEE Press, Article 59, 15 pages.

Google Scholar

Cited By

View all

Johnston BMiniskar NYoung AMonil MLee SVetter J(2024)IRIS: Exploring Performance Scaling of the Intelligent Runtime System and its Dynamic Scheduling Policies2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW63119.2024.00017(58-67)Online publication date: 27-May-2024
https://doi.org/10.1109/IPDPSW63119.2024.00017

Index Terms

FFTX-IRIS: Towards Performance Portability and Heterogeneity for SPIRAL Generated Code
1. Computer systems organization
  1. Architectures
    1. Other architectures
      1. Heterogeneous (hybrid) systems
    2. Parallel architectures
      1. Multicore architectures
  2. Embedded and cyber-physical systems
    1. System on a chip

Recommendations

MatRIS: Multi-level Math Library Abstraction for Heterogeneity and Performance Portability using IRIS Runtime
SC-W '23: Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis

Vendor libraries are tuned for a specific architecture and are not portable to others. Moreover, they lack support for heterogeneity and multi-device orchestration, which is required for efficient use of contemporary HPC and cloud resources. To address ...
Evaluation of a performance portable lattice Boltzmann code using OpenCL
IWOCL '14: Proceedings of the International Workshop on OpenCL 2013 & 2014

With the advent of many-core computer architectures such as GPGPUs from NVIDIA and AMD, and more recently Intel's Xeon Phi, ensuring performance portability of HPC codes is potentially becoming more complex. In this work we have focused on one important ...
Understanding Performance Portability of OpenACC for Supercomputers
IPDPSW '15: Proceedings of the 2015 IEEE International Parallel and Distributed Processing Symposium Workshop

Scientific applications need to be moved among supercomputers, such as Tianhe-2 and TSUBAME 2.5. OpenACC provides a directive-based approach for a single source code base with function portability across different accelerators used in the ...

Comments

Information & Contributors

Information

Published In

SC-W '23: Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis

November 2023

2180 pages

ISBN:9798400707858

DOI:10.1145/3624062

This work is licensed under a Creative Commons Attribution International 4.0 License.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 12 November 2023

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Funding Sources

DOE U.S. Department of Energy

Conference

SC-W 2023

SC-W 2023: Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis

November 12 - 17, 2023

CO, Denver, USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
272
Total Downloads

Downloads (Last 12 months)272
Downloads (Last 6 weeks)33

Reflects downloads up to 01 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Johnston BMiniskar NYoung AMonil MLee SVetter J(2024)IRIS: Exploring Performance Scaling of the Intelligent Runtime System and its Dynamic Scheduling Policies2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW63119.2024.00017(58-67)Online publication date: 27-May-2024
https://doi.org/10.1109/IPDPSW63119.2024.00017

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

HTML Format

View this article in HTML Format.

HTML Format

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

Supplemental Material

References

Cited By

Index Terms

Recommendations

MatRIS: Multi-level Math Library Abstraction for Heterogeneity and Performance Portability using IRIS Runtime

Evaluation of a performance portable lattice Boltzmann code using OpenCL

Understanding Performance Portability of OpenACC for Supercomputers

Comments

Information

Published In

Publisher

Publication History

Check for updates

Author Tags

Qualifiers

Funding Sources

Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

HTML Format

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations