Dynamic Multi-FPGA Prototyping Platforms with Simultaneous Networking, Placement and Routing
Authors: 
Xinshi Zang, Qin Luo, Zhongwei Shao, Jifeng Zhang, Evangeline F.Y. Young, Martin D.F. WongAuthors Info & Claims
Xinshi Zang, Qin Luo, Zhongwei Shao, Jifeng Zhang, Evangeline F.Y. Young, Martin D.F. WongAuthors Info & ClaimsPages 433 - 439
Abstract
Large-scale multi-FPGA prototyping platforms play an indispensable role in the functional verification of complex IC designs. The process of compiling circuit designs typically entails tasks such as partitioning, global placement and routing using a fixed multi-FPGA network. However, different circuit designs often exhibit varying inter-FPGA communication requirements after compilation. Neglecting this distinction, the use of fixed multi-FPGA networks may impede the performance enhancement of circuit verification. In this study, we investigate dynamic networking for multi-FPGA platforms and propose a comprehensive framework, which integrates simultaneous networking and system-level placement and routing. Based on theoretical analysis, we formulate this dynamic networking problem as an Integer Linear Programming (ILP) problem. Additionally, we introduce two innovative techniques, namely two-level ILP optimization and edge grouping, to expedite the ILP-solving process. Compared to the baselines on Titan23 and ICEEC22 benchmarks, our method achieves remarkable 11% and 47% improvements in system frequency respectively.
References
[1]
2022. Dynamic Networking Iterative Partitioning Algorithm Design. https://eda.icisc.cn/en/file/cacheFile/d5997d47f1ba4e05a27bc782dc2fae05.pdf. [Online; accessed 17-Sep-2023].
[2]
Sameh Asaad, Ralph Bellofatto, Bernard Brezzo, Chuck Haymes, Mohit Kapur, Benjamin Parker, Thomas Roewer, Proshanta Saha, Todd Takken, and José Tierno. 2012. A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation. In Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays. 153–162.
[3]
Jonathan Babb, Russell Tessier, Matthew Dahl, Silvina Zimi Hanono, David M Hoki, and Anant Agarwal. 1997. Logic emulation with virtual wires. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (1997).
[4]
Ümit V Çatalyürek and Cevdet Aykanat. 2011. Patoh (partitioning tool for hypergraphs). In Encyclopedia of Parallel Computing.
[5]
Ming-Hung Chen, Yao-Wen Chang, and Jun-Jie Wang. 2021. Performance-driven simultaneous partitioning and routing for multi-FPGA systems. In 2021 58th ACM/IEEE Design Automation Conference (DAC). IEEE, 1129–1134.
[6]
Umer Farooq, Roselyne Chotin-Avot, Moazam Azeem, Maminionja Ravoson, and Habib Mehrez. 2018. Novel architectural space exploration environment for multi-FPGA based prototyping systems. Microprocessors and Microsystems (2018).
[7]
Scott Hauck, Gaetano Borriello, and Carl Ebeling. 1998. Mesh routing topologies for multi-FPGA systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (1998).
[8]
William NN Hung and Richard Sun. 2018. Challenges in large FPGA-based logic emulation systems. In International Symposium on Physical Design.
[9]
Masato Inagi, Yuichi Nakamura, Yasuhiro Takashima, and Shin’ichi Wakabayashi. 2015. Inter-FPGA routing for partially time-multiplexing inter-FPGA signals on multi-FPGA systems with various topologies. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences 98, 12 (2015), 2572–2583.
[10]
Helena Krupnova. 2004. Mapping multi-million gate SoCs on FPGAs: industrial methodology and experience. In Proceedings Design, Automation and Test in Europe Conference and Exhibition, Vol. 2. IEEE, 1236–1241.
[11]
Ari Kulmala, Erno Salminen, and Timo D Hämäläinen. 2007. Evaluating large system-on-chip on multi-FPGA platform. In Embedded Computer Systems: Architectures, Modeling, and Simulation: 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007. Proceedings 7. Springer, 179–189.
[12]
Sin-Hong Liou, Sean Liu, Richard Sun, and Hung-Ming Chen. 2020. Timing driven partition for multi-fpga systems with tdm awareness. In Proceedings of the 2020 International Symposium on Physical Design. 111–118.
[13]
Wai-Kei Mak and Evangeline FY Young. 2002. Temporal logic replication for dynamically reconfigurable FPGA partitioning. In Proceedings of the 2002 international symposium on Physical design. 190–195.
[14]
Kevin E Murray, Scott Whitty, Suya Liu, Jason Luu, and Vaughn Betz. 2013. Titan: Enabling large and complex benchmarks in academic CAD. In International Conference on Field Programmable Logic and Applications.
[15]
Qingshan Tang, Habib Mehrez, and Matthieu Tuna. 2012. Design for prototyping of a parameterizable cluster-based Multi-Core System-on-Chip on a multi-FPGA board. In 2012 23rd IEEE International Symposium on Rapid System Prototyping.
[16]
Qingshan Tang, Matthieu Tuna, and Habib Mehrez. 2014. Performance comparison between multi-fpga prototyping platforms: Hardwired off-the-shelf, cabling, and custom. In International Symposium on Field-Programmable Custom Computing Machines.
[17]
Mariem Turki, Habib Mehrez, Zied Marrakchi, and Mohamed Abid. 2013. Partitioning constraints and signal routing approach for multi-fpga prototyping platform. In International Symposium on System on Chip.
[18]
Dan Zheng, Xiaopeng Zhang, Chak-Wa Pui, and Evangeline FY Young. 2021. Multi-FPGA Co-optimization: Hybrid Routing and Competitive-based Time Division Multiplexing Assignment. In Proceedings of the 26th Asia and South Pacific Design Automation Conference. 176–182.
Recommendations
Performance-driven simultaneous placement and routing for FPGA's
Sequential place and route tools for field programmable gate arrays (FPGA's) are inherently weak at addressing both wirability and timing optimizations. This is primarily due to the difficulty of accurately predicting wirability and delay during ...
Dynamic FPGA routing for just-in-time FPGA compilation
DAC '04: Proceedings of the 41st annual Design Automation ConferenceJust-in-time (JIT) compilation has previously been used in many applications to enable standard software binaries to execute on different underlying processor architectures. However, embedded systems increasingly incorporate Field Programmable Gate ...
FPGA placement and routing
ICCAD '17: Proceedings of the 36th International Conference on Computer-Aided DesignFPGAs have emerged as a popular style for modern circuit designs, due mainly to their non-recurring costs, in-field reprogrammability, short turn-around time, etc. A modern FPGA consists of an array of heterogeneous logic components, surrounded by ...
Comments
Information & Contributors
Information
Published In
June 2024
797 pages
ISBN:9798400706059
DOI:10.1145/3649476
Copyright © 2024 Owner/Author.
This work is licensed under a Creative Commons Attribution International 4.0 License.
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 12 June 2024
Check for updates
Qualifiers
- Research-article
- Research
- Refereed limited
Funding Sources
- Research Grants Council of Hong Kong
Conference
GLSVLSI '24
Sponsor:
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 182Total Downloads
- Downloads (Last 12 months)182
- Downloads (Last 6 weeks)26
Reflects downloads up to 19 Feb 2025
Other Metrics
Citations
View Options
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML FormatLogin options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in