Article

Dynamic management of scratch-pad memory space

Authors:

A. ParikhAuthors Info & Claims

DAC '01: Proceedings of the 38th annual Design Automation Conference

Pages 690 - 695

https://doi.org/10.1145/378239.379049

Published: 22 June 2001 Publication History

Get Access

Abstract

Optimizations aimed at improving the efficiency of on-chip memories are extremely important. We propose a compiler-controlled dynamic on-chip scratch-pad memory (SPM) management framework that uses both loop and data transformations. Experimental results obtained using a generic cost model indicate significant reductions in data transfer activity between SPM and off-chip memory.

References

[1]

A. Agarwal, D. Kranz, and V. Natarajan. Automatic partitioning of parallel loops and data arrays for distributed shared memory multiprocessors. In Proc. International Conference on Parallel Processing, 1993.]]

Digital Library

Google Scholar

[2]

S. P. Amarasinghe, J. M. Anderson, M. S. Lam, and C. W. Tseng. The SUIF compiler for scalable parallel machines. In Proc. the Seventh SIAM Conference on Parallel Processing for Scientific Computing, February, 1995.]]

Google Scholar

[3]

L. Benini, A. Macii, E. Macii, and M. Poncino. Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation. IEEE Design & Test of Computers, pages 74-85, April-June, 2000.]]

Digital Library

Google Scholar

[4]

F. Catthoor, S. Wuytack, E. D. Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Custom memory management methodology - exploration of memory organization for embedded multimedia system design. Kluwer Academic Publishers, June, 1998.]]

Digital Library

Google Scholar

[5]

Dinero IV Trace-Driven Uniprocessor Cache Simulator. URL: http://www.cs.wisc.edu/c markhill/DineroIV/]]

Google Scholar

[6]

D. Gannon, W. Jalby, and K. Gallivan. Strategies for cache and local memory management by global program transformations, Journal of Parallel and Distributed Computing, 5:587-616, 1988.]]

Digital Library

Google Scholar

[7]

J. Eyre and J. Bier. DSP processors hit the mainstream. IEEE Computer Magazine, pp. 51-59, August 1998.]]

Digital Library

Google Scholar

[8]

M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Ye. Influence of compiler optimizations on system power. In Proc. the 37th Design Automation Conference (DAC'00), Los Angeles, California USA, June 5-9, 2000.]]

Digital Library

Google Scholar

[9]

D. J. Kolson, A. Nicolau, and N. Dutt. Minimization of memory traffic in high-level synthesis. In Proc. the 30th Design Automation Conference (DAC, June 1994.]]

Digital Library

Google Scholar

[10]

P. R. Panda, N. D. Dutt, and A. Nicolau. Efficient utilization of scratch-pad-memory in embedded processor applications. In Proc. European Design and Test Conference (ED&TC'97), Paris, March 1997.]]

Digital Library

Google Scholar

[11]

P. R. Panda, N. D. Dutt, and A. Nicolau. Architectural exploration and optimization of local memory in embedded systems. In Proc. ISSS'97, Antwerp, Sept 1997.]]

Digital Library

Google Scholar

[12]

W-T. Shiue and C. Chakrabarti. Memory exploration for low power, embedded systems. In Proc. Design Automation Conference (DAC'99), New Orleans, Louisiana, 1999.]]

Digital Library

Google Scholar

[13]

L. Wang, W. Tembe, and S. Pande. Optimizing on-chip memory usage through loop restructuring for embedded processors. In Proc. 9th International Conference on Compiler Construction, March 30-31 2000, pp.141-156, Berlin, Germany.]]

Digital Library

Google Scholar

[14]

M. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, CA, 1996.]]

Digital Library

Google Scholar

Cited By

View all

Maeng KLucia BRodríguez GSadayappan PSukumaran-Rajam A(2024)Compiler-Based Memory Encryption for Machine Learning on Commodity Low-Power DevicesProceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction10.1145/3640537.3641564(198-211)Online publication date: 17-Feb-2024
https://dl.acm.org/doi/10.1145/3640537.3641564
Senoussaoui ILipari GZahaf HBenhaoua M(2024)Memory-processor co-scheduling of AECR-DAG real-time tasks on partitioned multicore platforms with scratchpadsJournal of Systems Architecture10.1016/j.sysarc.2024.103117150(103117)Online publication date: May-2024
https://doi.org/10.1016/j.sysarc.2024.103117
Peón Quirós MCatthoor FMendías Cuadros JPeón Quirós MCatthoor FMendías Cuadros J(2020)Methodology for the Placement of Dynamic Data ObjectsHeterogeneous Memory Organizations in Embedded Systems10.1007/978-3-030-37432-7_4(53-98)Online publication date: 31-Jan-2020
https://doi.org/10.1007/978-3-030-37432-7_4
Show More Cited By

Index Terms

Dynamic management of scratch-pad memory space
1. Applied computing
  1. Physical sciences and engineering
    1. Electronics
    2. Engineering
2. Hardware
  1. Integrated circuits
    1. Semiconductor memory
  2. Robustness

Recommendations

Compiler-assisted dynamic scratch-pad memory management with space overlapping for embedded systems

Scratch-pad memory (SPM), a small, fast, software-managed on-chip SRAM (Static Random Access Memory) is widely used in embedded systems. With the ever-widening performance gap between processors and main memory, it is very important to reduce the ...
Efficient dynamic heap allocation of scratch-pad memory
ISMM '08: Proceedings of the 7th international symposium on Memory management

An increasing number of processor architectures support scratch-pad memory - software managed on-chip memory. Scratch-pad memory provides low latency data storage, like on-chip caches, but under explicit software control. The simple design and ...
Shadow Stack Scratch-Pad-Memory for Low Power SoC
SEC '08: Proceedings of the 2008 Fifth IEEE International Symposium on Embedded Computing

In many embedded system, researches focus on how to use on-chip memory, like SPM, to reduce the energy consumption generated by off-chip memory, such as SDRAM or DRAM. They put the often use instructions and important data into on-chip memory to reduce ...

Comments

Information & Contributors

Information

Published In

DAC '01: Proceedings of the 38th annual Design Automation Conference

June 2001

863 pages

ISBN:1581132972

DOI:10.1145/378239

Chairman:
Jan Rabaey
Univ. of California

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 June 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC01

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC01: 38th ACM/IEEE-CAS/ EDAC Design Automation Conference

Nevada, Las Vegas, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

156
Total Citations
View Citations
95
Total Downloads

Downloads (Last 12 months)30
Downloads (Last 6 weeks)1

Reflects downloads up to 11 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Maeng KLucia BRodríguez GSadayappan PSukumaran-Rajam A(2024)Compiler-Based Memory Encryption for Machine Learning on Commodity Low-Power DevicesProceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction10.1145/3640537.3641564(198-211)Online publication date: 17-Feb-2024
https://dl.acm.org/doi/10.1145/3640537.3641564
Senoussaoui ILipari GZahaf HBenhaoua M(2024)Memory-processor co-scheduling of AECR-DAG real-time tasks on partitioned multicore platforms with scratchpadsJournal of Systems Architecture10.1016/j.sysarc.2024.103117150(103117)Online publication date: May-2024
https://doi.org/10.1016/j.sysarc.2024.103117
Peón Quirós MCatthoor FMendías Cuadros JPeón Quirós MCatthoor FMendías Cuadros J(2020)Methodology for the Placement of Dynamic Data ObjectsHeterogeneous Memory Organizations in Embedded Systems10.1007/978-3-030-37432-7_4(53-98)Online publication date: 31-Jan-2020
https://doi.org/10.1007/978-3-030-37432-7_4
Peón Quirós MCatthoor FMendías Cuadros JPeón Quirós MCatthoor FMendías Cuadros J(2020)Related WorkHeterogeneous Memory Organizations in Embedded Systems10.1007/978-3-030-37432-7_2(23-33)Online publication date: 31-Jan-2020
https://doi.org/10.1007/978-3-030-37432-7_2
Zhang ZSun SChen XZhi TGuo QChen Y(2020)Space‐address decoupled scratchpad memory management for neural network acceleratorsConcurrency and Computation: Practice and Experience10.1002/cpe.604633:6Online publication date: 13-Oct-2020
https://doi.org/10.1002/cpe.6046
(2019)Developments in memory management in OpenMPInternational Journal of High Performance Computing and Networking10.5555/3302714.330271913:1(70-85)Online publication date: 1-Jan-2019
https://dl.acm.org/doi/10.5555/3302714.3302719
Khan ARink NHameed FCastrillon JChen JShrivastava A(2019)Optimizing tensor contractions for embedded devices with racetrack memory scratch-padsProceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3316482.3326351(5-18)Online publication date: 23-Jun-2019
https://dl.acm.org/doi/10.1145/3316482.3326351
Dadzie TLee JKim JOh HChen JShrivastava A(2019)SA-SPM: an efficient compiler for security aware scratchpad memory (invited paper)Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3316482.3326347(57-69)Online publication date: 23-Jun-2019
https://dl.acm.org/doi/10.1145/3316482.3326347
Shoushtari MDonyanavard BBathen LDutt N(2018)ShaVe-ICEACM Transactions on Embedded Computing Systems10.1145/315766717:2(1-25)Online publication date: 5-Feb-2018
https://dl.acm.org/doi/10.1145/3157667
Huang ILai CYang YDow HChen H(2018)A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad MemoryIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2017.278522226:4(663-670)Online publication date: Apr-2018
https://doi.org/10.1109/TVLSI.2017.2785222
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Compiler-assisted dynamic scratch-pad memory management with space overlapping for embedded systems

Efficient dynamic heap allocation of scratch-pad memory

Shadow Stack Scratch-Pad-Memory for Low Power SoC

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Compiler-assisted dynamic scratch-pad memory management with space overlapping for embedded systems

Efficient dynamic heap allocation of scratch-pad memory

Shadow Stack Scratch-Pad-Memory for Low Power SoC

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations