Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/502217.502221acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
Article

Storage allocation for embedded processors

Published: 16 November 2001 Publication History

Abstract

In an embedded system, it is common to have several memory areas with different properties, such as access time and size. An access to a specific memory area is usually restricted to certain native pointer types. Different pointer types vary in size and cost. For example, it is typically cheaper to use an 8-bit pointer than a 16-bit pointer. The problem is to allocate data and select pointer types in the most effective way. Frequently accessed variables should be allocated in fast memory, and frequently used pointers and pointer expressions should be assigned cheap pointer types. Common practice is to perform this task manually.We present a model for storage allocation that is capable of describing architectures with irregular memory organization and with several native pointer types. This model is used in an integer linear programming (ILP) formulation of the problem. An ILP solver is applied to get an optimal solution under the model. We describe allocation of global variables and local variables with static storage duration.A whole program optimizing C compiler prototype was used to implement the allocator. Experiments were performed on the Atmel AVR 8-bit microcontroller [2] using small to medium sized C programs. The results varied with the benchmarks, with up to 8% improvement in execution speed and 10% reduction in code size.

References

[1]
A. Appel and L.George.Optimal spilling for CISC machines with few registers.ACM SIGPLAN Notices 36(5):243 -253,May 2001.
[2]
Atmel Corporation.The AVR Instruction Set http://www.atmel.com/atmel/acrobat/doc0865.pdf
[3]
R.Bixby,K.Kennedy,and U.Kremer.Automatic data layout using 0-1integer programming.In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT)volume A-50,pages 111 -122,1994.
[4]
K.D.Cooper and T.J.Harvey.Compiler-controlled memory.In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems pages 100 -104,San Jose,California,1998.
[5]
D.W.Goodwin and K.D.Wilken.Optimal and near-optimal global register allocation using 0-1 integer programming.Software-Practice and Experience 26(8):929 -965,Aug.1996.
[6]
Intel Corporation.Embedded Microcontrollers and Processors Vol. I 1992.
[7]
D.Jaggerl.ARM Architecture Reference Manual Addison-Wesley,2000.
[8]
M.Kandemir,P.Banerjee,A.Choudhary, J.Ramanujam,and E.Ayguade.An integer linear programming approach for optimizing cache lo ality. In Proceedings of the 1999 Conference on Supercomputing pages 500 -509,1999.
[9]
S.Liao,S.Devadas,K.Keutzer,S.Tjiang,and A.Wang.Storage assignment to decrease code size. ACM Transactions on Programming Languages and Systems 18(3):235 -253,May 1996.
[10]
P.R.Panda,N.D.Dutt,and A.Nicolau.Memory data organization for improved cache performance in embedded processor applications.ACM Transactions on Design Automation of Electronic Systems 2(4):384 -409,Jan.1997.
[11]
A.Rao and S.Pande.Storage assignment optimizations to generate ompact and e .cient ode on embedded DSPs.In Proceedings of the ACM SIGPLAN '99 Conference on Programming Language Design and Implementation pages 128 -138,Atlanta, Georgia,1999.
[12]
J.Sjodin,B.Fr~derberg,and T.Lindgren -.Allocation of global data object in on-chip ram.Presented at the CASES '98 workshop,http://www.capsl.udel.edu/ conferences/cases99/cases98/paper04.ps
[13]
B.Steensgard.Points-to analysis in almost linear time.In Proceedings 23rd SIGPLAN-SIGACT Symposium on Principles of Programming Languages January 1996.
[14]
A.Sudarsanam and S.Malik.Simultaneous reference allocation in code generation for dual data memory bank ASIPs.ACM Transactions on Design Automation of Electronic Systems.,5(2):242 -264,Jan. 2000.

Cited By

View all
  • (2020)Local Memory Mapping of Multicore Processors on an Automatic Parallelizing CompilerIEICE Transactions on Electronics10.1587/transele.2019LHP0010E103.C:3(98-109)Online publication date: 1-Mar-2020
  • (2018)ShaVe-ICEACM Transactions on Embedded Computing Systems10.1145/315766717:2(1-25)Online publication date: 5-Feb-2018
  • (2017)Integer Linear Programming Formulations for Cognitive Radio Resource AllocationIEEE Wireless Communications Letters10.1109/LWC.2017.27081056:4(494-497)Online publication date: Aug-2017
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CASES '01: Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
November 2001
258 pages
ISBN:1581133995
DOI:10.1145/502217
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 November 2001

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Acceptance Rates

Overall Acceptance Rate 52 of 230 submissions, 23%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)3
  • Downloads (Last 6 weeks)1
Reflects downloads up to 12 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2020)Local Memory Mapping of Multicore Processors on an Automatic Parallelizing CompilerIEICE Transactions on Electronics10.1587/transele.2019LHP0010E103.C:3(98-109)Online publication date: 1-Mar-2020
  • (2018)ShaVe-ICEACM Transactions on Embedded Computing Systems10.1145/315766717:2(1-25)Online publication date: 5-Feb-2018
  • (2017)Integer Linear Programming Formulations for Cognitive Radio Resource AllocationIEEE Wireless Communications Letters10.1109/LWC.2017.27081056:4(494-497)Online publication date: Aug-2017
  • (2016)Automatic management of Software Programmable Memories in Many-core ArchitecturesIET Computers & Digital Techniques10.1049/iet-cdt.2016.002410:6(288-298)Online publication date: 1-Nov-2016
  • (2016)Task Variants with Different Scratchpad Memory Consumption in Multi-Task EnvironmentsProceedings of the 29th International Conference on Architecture of Computing Systems -- ARCS 2016 - Volume 963710.1007/978-3-319-30695-7_11(143-156)Online publication date: 4-Apr-2016
  • (2014)Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processorsACM Transactions on Embedded Computing Systems10.1145/256001913:4(1-25)Online publication date: 10-Mar-2014
  • (2014)An effectual elucidation of task scheduling and memory partitioning for MPSoC2014 IEEE 8th International Conference on Intelligent Systems and Control (ISCO)10.1109/ISCO.2014.7103963(295-299)Online publication date: Jan-2014
  • (2013)A decoupled local memory allocatorACM Transactions on Architecture and Code Optimization10.1145/2400682.24006939:4(1-22)Online publication date: 20-Jan-2013
  • (2013)Data Placement and Duplication for Embedded Multicore Systems With Scratch Pad MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2013.223899032:6(809-817)Online publication date: 1-Jun-2013
  • (2013)Optimizing Data Placement of Loops for Energy Minimization with Multiple Types of MemoriesJournal of Signal Processing Systems10.1007/s11265-013-0774-y72:3(151-164)Online publication date: 1-Sep-2013
  • Show More Cited By

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media