Article

Self-checking sequential circuits with self-healing ability

Authors:

Ilya Levin,

Vladimir Ostrovsky,

Sergey Ostanin,

Mark KarpovskyAuthors Info & Claims

GLSVLSI '02: Proceedings of the 12th ACM Great Lakes symposium on VLSI

Pages 71 - 76

https://doi.org/10.1145/505306.505322

Published: 18 April 2002 Publication History

Get Access

Abstract

In this paper we deal with totally self-checking (TSC) synchronous sequential circuits (SSCs), that are able to recover after an occurrence of a fault. We call SSC owing this property as a self-healing SSC. A concept of a partially monotonic SSC is used in the paper. It is shown that the partially monotonic SSCs satisfy the self-healing property. A novel reduced m-out-of-n code is developed. It is proposed applying this code to the synthesis of a TSC checker for the state monotonic SSCs. The proposed method of synthesis is based on a LUT implementation of monotonic functions.For most circuits in a standard benchmark set, the proposed approach leads to a reduction of about 10-20% of the overhead as compared with the traditional methods.

References

[1]

Akers, S. B., "A rectangular logic arrays," IEEE Trans. on Computers, Vol. C-21, August 1972, pp. 848-857.

Google Scholar

[2]

Lala, P., "Self-checking and Fault-Tolerant Digital Design", Morgan Kaufmann Publishers, San-Francisco / San-Diego / New-York/ Boston/ London/ Sydney/ Tokyo, 2000.

Digital Library

Google Scholar

[3]

Leveugle, R., and G. Saucier, "Optimized Synthesis of Concurrently Checked Controllers", IEEE Transactions on Computers, Vol. 39, No. 4, April 1990, pp. 419-425.

Digital Library

Google Scholar

[4]

Levin, I., A. Matrosova, S. Ostanin, "Survivable Selfchecking Sequential Circuits", Proc. of the Defect and Fault Tolerance in VLSI Systems Symposium, October 24-26, 2001, San Francisco, CA, USA, pp. 395-402.

Digital Library

Google Scholar

[5]

Levin, I., M. Karpovsky, "On-line Self-Checking of Microprogram Control Units", The 4th International On-line Testing Workshop, Capri, 1998, pp. 153-159.

Google Scholar

[6]

Levin, I., V. Sinelnikov, "Self-checking of FPGA based Control Units", Proceedings of 9th Great Lakes Symposium on VLSI, Ann Arbor, Michigan, 1999, IEEE press, pp. 292- 295.

Digital Library

Google Scholar

[7]

Matrosova A., S. Ostanin., "Self-checking FSM Design with Observing only FSM Outputs", Proc. The 6-th Int. On-Line Testing Workshop, July 2000, pp.153-154.

Digital Library

Google Scholar

[8]

Noubir, G., B. Y. Choueiry, "Algebraic Techniques for the Optimization of Control Flow Checking", Proc. of IEEE FTCS'96, 1996, pp. 128-137.

Digital Library

Google Scholar

[9]

Parekhji, R.A., G. Venkatesh, and S.D. Sherlekar, "Concurrent Error Detection Using Monitoring Machines", IEEE Design & Test of Computers, Vol. 12, No. 3, 1995, pp. 24-31.

Digital Library

Google Scholar

[10]

Paull, M.C., and S.H. Unger, "Minimizing the number of states in incompletely specified sequential switching functions", IRE Trans. Electron. Computers, V EC-8, No. 3, 1959, pp. 356-367.

Crossref

Google Scholar

[11]

Smith, J.E., and G. Metze, "Strongly Fault Secure Logic Networks", IEEE Transaction on Computers, vol. C-27, June 1978, pp. 491-499.

Google Scholar

[12]

Smith, J., "On Separable Unordered Codes", IEEE Transaction on Computers, Vol. C-33, No. 8, August 1984, pp. 741-743.

Google Scholar

[13]

Tohma, Y., Y. Ohyama, R. Zakai, "Realization of fail-safe sequential machines by using a k-out-of-n code", IEEE Trans. Computers, Vol. c-20, N11, November 1971.

Google Scholar

Cited By

View all

Kubatova HKubalik P(2013)Fault-Tolerant and Fail-Safe Design based on ReconfigurationSmall and Medium Enterprises10.4018/978-1-4666-3886-0.ch035(695-714)Online publication date: 2013
https://doi.org/10.4018/978-1-4666-3886-0.ch035
Kubatova HKubalik P(2011)Fault-Tolerant and Fail-Safe Design Based on ReconfigurationDesign and Test Technology for Dependable Systems-on-Chip10.4018/978-1-60960-212-3.ch008(175-194)Online publication date: 2011
https://doi.org/10.4018/978-1-60960-212-3.ch008
Lala PMathews AParkerson J(2010)An approach for implementing state machines with online testabilityVLSI Design10.1155/2010/6397472010(1-7)Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1155/2010/639747
Show More Cited By

Index Terms

Self-checking sequential circuits with self-healing ability
1. Hardware

Recommendations

Design of Totally Self-Checking Code-Disjoint Synchronous Sequential Circuits
EDCC-3: Proceedings of the Third European Dependable Computing Conference on Dependable Computing

Several design methods of self-checking synchronous sequential circuits (SMs) have been proposed in the literature. In this paper, we present a new approach to designing totally self-checking (TSC) code-disjoint (CD) SMs protected against errors using ...
Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines

This correspondence deals with a unification and extension of some previous work on self-checking (SC) and fail-safe (FS) systems.
Strong fault-secure and strongly self-checking domino-CMOS implementations of totally self-checking circuits

The totally self-checking (TSC) concept is well established for applications in the area of online error-indication. TSC circuits can detect both transient and permanent faults. They consist of a functional circuit with encoded inputs and outputs and a ...

Comments

Information & Contributors

Information

Published In

GLSVLSI '02: Proceedings of the 12th ACM Great Lakes symposium on VLSI

April 2002

194 pages

ISBN:1581134622

DOI:10.1145/505306

General Chairs:
Kanad Ghose
State Univ. of New York, Binghamton
,
Patrick H. Madden
State Univ. of New York, Binghamton
,
Program Chairs:
Vivek De
Intel
,
Peter M. Kogge
Univ. of Notre Dame

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 April 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

GLSVLSI02

Sponsor:

GLSVLSI02: Great Lakes Symposium on VLSI

April 18 - 19, 2002

New York, New York, USA

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
326
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 17 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kubatova HKubalik P(2013)Fault-Tolerant and Fail-Safe Design based on ReconfigurationSmall and Medium Enterprises10.4018/978-1-4666-3886-0.ch035(695-714)Online publication date: 2013
https://doi.org/10.4018/978-1-4666-3886-0.ch035
Kubatova HKubalik P(2011)Fault-Tolerant and Fail-Safe Design Based on ReconfigurationDesign and Test Technology for Dependable Systems-on-Chip10.4018/978-1-60960-212-3.ch008(175-194)Online publication date: 2011
https://doi.org/10.4018/978-1-60960-212-3.ch008
Lala PMathews AParkerson J(2010)An approach for implementing state machines with online testabilityVLSI Design10.1155/2010/6397472010(1-7)Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1155/2010/639747
Borecky JKubalik PKubatova H(2009)Reliable Railway Station System Based on Regular Structure Implemented in FPGAProceedings of the 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools10.1109/DSD.2009.210(348-354)Online publication date: 27-Aug-2009
https://dl.acm.org/doi/10.1109/DSD.2009.210
Abramov BOstrovsky VLevin I(2006)Designing Self-checking Circuits with Smooth Power Dissipation2006 IEEE 24th Convention of Electrical & Electronics Engineers in Israel10.1109/EEEI.2006.321147(1-5)Online publication date: Nov-2006
https://doi.org/10.1109/EEEI.2006.321147
Levin IOstrovsky VOstanin S(2002)Self-healing ability of sequential circuitsThe 22nd Convention on Electrical and Electronics Engineers in Israel, 2002.10.1109/EEEI.2002.1178351(114-116)Online publication date: 2002
https://doi.org/10.1109/EEEI.2002.1178351

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Design of Totally Self-Checking Code-Disjoint Synchronous Sequential Circuits

Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines

Strong fault-secure and strongly self-checking domino-CMOS implementations of totally self-checking circuits