Article

High-Level specification and automatic generation of IP interface monitors

Authors:

Marcio T. Oliveira,

Alan J. HuAuthors Info & Claims

DAC '02: Proceedings of the 39th annual Design Automation Conference

Pages 129 - 134

https://doi.org/10.1145/513918.513952

Published: 10 June 2002 Publication History

Abstract

A central problem in functional verification is to check that a circuit block is producing correct outputs while enforcing that the environment is providing legal inputs. To attack this problem, several researchers have proposed monitor-based methodologies, which offer many benefits. This paper presents a novel, high-level specification style for these monitors, along with a linear-size, linear-time translation algorithm into monitor circuits. The specification style naturally fits the complex, but well-specified interfaces used between IP blocks in systems-on-chip. To demonstrate the advantage of our specification style, we have specified monitors for various versions of the Sonics OCP protocol as well as the AMBA AHB protocol, and have developed a prototype tool that automatically translates specifications into Verilog or VHDL monitor circuits.

References

[1]

ARM Limited. AMBA Specification (Rev 2.0). 13 May 1999.]]

[2]

R. Armoni, L. Fix, A. Flaisher, R. Gerth, B. Ginsburg, T. Kanza, A. Landver, S. Mador-Haim, E. Singerman, A. Tiemeyer, M. Y. Vardi, Y. Zbar. The ForSpec temporal logic: A new temporal property-specification language. Tools and Algorithms for the Construction and Analysis of Systems: 8th Intl Conf, pp. 296--311. LNCS~2280. Springer, 2002.]]

Digital Library

[3]

I. Beer, S. Ben-David, C. Eisner, D. Fisman, A. Gringauze, Y. Rodeh. The temporal logic sugar. Computer-Aided Verification: 13th Intl Conf, pp. 363--367. LNCS~2102. Springer, 2001.]]

Digital Library

[4]

L. Bening, H. Foster. Principles of Verifiable RTL Design. 2nd Ed. Kluwer, 2001.]]

Digital Library

[5]

A. K. Chandra, D. C. Kozen, L. J. Stockmeyer. Alternation. JACM, 28(1):114--133, 1981.]]

Digital Library

[6]

E. M. Clarke, E. A. Emerson. Design and synthesis of synchronization skeletons using branching time temporal logic. Workshop on Logics of Programs, pp. 52--71, 1981. Published as LNCS~131. Springer, 1982.]]

Digital Library

[7]

M. S. Jahanpour, E. Cerny. Compositional verification of an ATM switch module using interface recognizer/suppliers (IRS). Intl High-Level Design, Validation, and Test Workshop, pp. 71--76. IEEE, 2000.]]

Digital Library

[8]

M. Kaufmann, A. Martin, C. Pixley. Design constraints in symbolic model checking. Computer-Aided Verification: 10th Intl Conf, pp. 477--487. LNCS 1427. Springer, 1998.]]

Digital Library

[9]

O. Kupferman, M. Y. Vardi. Module checking. Computer-Aided Verification: 8th Intl Conf, pp. 75--86. LNCS 1102. Springer, 1996.]]

Digital Library

[10]

P. Raymond. Recognizing regular expressions by means of dataflow networks. 23rd Intl Coll on Automata, Languages, and Programming, pp. 336--347. LNCS 1099. Springer, 1996.]]

Digital Library

[11]

A. Seawright, F. Brewer. High-level symbolic construction techniques for high performance sequential synthesis. 30th Design Automation Conf, pp. 424--428. ACM/IEEE, 1993.]]

Digital Library

[12]

K. Shimizu, D. L. Dill, C.-T. Chou. A specification methodology by a collection of compact properties as applied to the Intel Itanium Processor Bus protocol. Correct Hardware Design and Verification Methods: 11th IFIP WG 10.5 Adv Research Working Conf, pp. 340--354. LNCS 2144. Springer, 2001.]]

Digital Library

[13]

K. Shimizu, D. L. Dill, A. J. Hu. Monitor-based formal specification of PCI. Formal Methods in Computer-Aided Design, pp. 335--353. LNCS 1954. Springer, 2000.]]

Digital Library

[14]

Sonics Incorporated. Open Core Protocol Specification 1.0. Document Version 1.2.]]

[15]

J. Yuan, K. Shultz, C. Pixley, H. Miller, A. Aziz. Modeling design constraints and biasing in simulation using BDDs. Intl Conf on Computer-Aided Design, pp. 584--589. IEEE/ACM, 1999.]]

Digital Library

Cited By

Lin CLiu LVasudevan SAyala JJones AMadden PCoskun A(2013)Generating concise assertions with complete coverageProceedings of the 23rd ACM international conference on Great lakes symposium on VLSI10.1145/2483028.2483088(185-190)Online publication date: 2-May-2013
https://dl.acm.org/doi/10.1145/2483028.2483088
CHEN LJU JWANG CHUANG I(2010)HPChecker: An AMBA AHB On-Chip Bus Protocol Checker with Efficient Verification MechanismsIEICE Transactions on Information and Systems10.1587/transinf.E93.D.2100E93-D:8(2100-2108)Online publication date: 2010
https://doi.org/10.1587/transinf.E93.D.2100
Eisner CFisman D(2008)Augmenting a regular expression-based temporal logic with local variablesProceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design10.5555/1517424.1517447(1-8)Online publication date: 17-Nov-2008
https://dl.acm.org/doi/10.5555/1517424.1517447
Show More Cited By

Index Terms

High-Level specification and automatic generation of IP interface monitors

Recommendations

Formal Specification of User Interfaces: A Comparison and Evaluation of Four Axiomatic Approaches
Annals of discrete mathematics, 24

Few examples of formal specification of the semantics of user interfaces exist in the literature. This paper presents a comparison of four axiomatic approaches which we have applied to the specification of a commercial user interface-the line editor for ...
Formal specification at model-level of model-driven engineering using modelling techniques

Nowadays Model-Driven Engineering (MDE) is gaining more popularity due to high-level development leading to a faster generation of executable code, which reduces manual intervention. Verification is crucial at different levels of model-based development. ...
Correct high-level synthesis: a formal perspective
DATE '98: Proceedings of the conference on Design, automation and test in Europe

This paper presents a formal synthesis system which delegates the design space exploration to non-formal, and perhaps incorrect, high level synthesis tools. With a quadratic complexity, our system obtains either a truly correct-by-construction design, ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '02: Proceedings of the 39th annual Design Automation Conference

June 2002

956 pages

ISBN:1581134614

DOI:10.1145/513918

General Chair:
Bryan Ackland
Agere Systems, Inc., Holmdel, NJ

Copyright © 2002 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 June 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC02

Sponsor:

SIGDA

DAC02: 39th Design Automation Conference

June 10 - 14, 2002

Louisiana, New Orleans, USA

Acceptance Rates

DAC '02 Paper Acceptance Rate 147 of 491 submissions, 30%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

15
Total Citations
View Citations
25
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)1

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Lin CLiu LVasudevan SAyala JJones AMadden PCoskun A(2013)Generating concise assertions with complete coverageProceedings of the 23rd ACM international conference on Great lakes symposium on VLSI10.1145/2483028.2483088(185-190)Online publication date: 2-May-2013
https://dl.acm.org/doi/10.1145/2483028.2483088
CHEN LJU JWANG CHUANG I(2010)HPChecker: An AMBA AHB On-Chip Bus Protocol Checker with Efficient Verification MechanismsIEICE Transactions on Information and Systems10.1587/transinf.E93.D.2100E93-D:8(2100-2108)Online publication date: 2010
https://doi.org/10.1587/transinf.E93.D.2100
Eisner CFisman D(2008)Augmenting a regular expression-based temporal logic with local variablesProceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design10.5555/1517424.1517447(1-8)Online publication date: 17-Nov-2008
https://dl.acm.org/doi/10.5555/1517424.1517447
Doucet FShyamasundar RKrüger IJoshi SGupta R(2007)Reactivity in systemC transaction-level modelsProceedings of the 3rd international Haifa verification conference on Hardware and software: verification and testing10.5555/1787497.1787507(34-50)Online publication date: 23-Oct-2007
https://dl.acm.org/doi/10.5555/1787497.1787507
Hu A(2007)Simulation vs. formalProceedings of the 3rd international Haifa verification conference on Hardware and software: verification and testing10.5555/1787497.1787499(1-7)Online publication date: 23-Oct-2007
https://dl.acm.org/doi/10.5555/1787497.1787499
Long JSeawright ALevitan S(2007)Synthesizing SVA local variables for formal verificationProceedings of the 44th annual Design Automation Conference10.1145/1278480.1278500(75-80)Online publication date: 4-Jun-2007
https://dl.acm.org/doi/10.1145/1278480.1278500
Fisler K(2006)Toward diagrammability and efficiency in event-sequence languagesInternational Journal on Software Tools for Technology Transfer (STTT)10.5555/2990015.32209358:4-5(431-447)Online publication date: 1-Aug-2006
https://dl.acm.org/doi/10.5555/2990015.3220935
Balarin FPasserone RGielen G(2006)Functional verification methodology based on formal interface specification and transactor generationProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131762(1013-1018)Online publication date: 6-Mar-2006
https://dl.acm.org/doi/10.5555/1131481.1131762
Yang GChen XBalarin FHsieh HSangiovanni-Vincentelli AGielen G(2006)Communication and co-simulation infrastructure for heterogeneous system integrationProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131606(462-467)Online publication date: 6-Mar-2006
https://dl.acm.org/doi/10.5555/1131481.1131606
Hoover GBrewer FSherwood THong SWolf WFlautner KKim T(2006)Extensible control architecturesProceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems10.1145/1176760.1176800(323-333)Online publication date: 22-Oct-2006
https://dl.acm.org/doi/10.1145/1176760.1176800
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents