A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme
Abstract
- A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme
Recommendations
Novel 8-bit reversible full adder/subtractor using a QCA reversible gate
Conventional digital circuits consume a considerable amount of energy. If bits of information remain during logical operations, power consumption decreases considerably because the data bits in reversible computations are not lost. The types of ...
Novel low-power 1-bit full adder design
ISCIT'09: Proceedings of the 9th international conference on Communications and information technologiesThis paper propose a 1-bit low-power full adder that is designed by taking the advantage of the concept of passtransistor logic and the concept of dual-threshold domino logic. The concept of pass-transistor logic is used to design the circuit generating ...
Low-power mixed-signal CVNS-based 64-bit adder for media signal processing
In this paper, design of a mixed-signal 64-bit adder based on the continuous valued number system (CVNS) is presented. The 64-bit adder is generated by cascading four 16-bit radix-2 CVNS adders. Truncated summation of the CVNS digits reduced the number ...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Article
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 300Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in