Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/77726.255151acmconferencesArticle/Chapter ViewAbstractPublication PagesicsConference Proceedingsconference-collections
Article
Free access

Dataflow computer development in Japan

Published: 01 June 1990 Publication History
  • Get Citation Alerts
  • Abstract

    This paper describes the research activity on dataflow computing in Japan focusing on dataflow computer development at the Electrotechnical Laboratory (ETL). First, the history of dataflow computer development in Japan is outlined. Some distinguished milestones in the history are mentioned in detail. Second, two types of dataflow computing systems developed at ETL, SIGMA-1 and EM-4, are described with their research goals. The fundamental characteristics of the both systems are given and some comparisons are made. Finally, future problems toward new generation computer systems to meet the challenge of Tera FLOPS machines are discussed.

    References

    [1]
    Amamiya, M., M. Takesue, R. Hasegawa and H. Mikami: "Implementation and evaluation of a list processing oriented data flow machine," Proc. 13th Annu. Int. Symp. Computer Architecture, IEEE/ACM, 10-19 (1986)
    [2]
    Arvind and R.A. Iannucci:: "A critique of multiprocessing von Neumann style," Proc. 10th Annu. Int. Symp. Computer Architecture, IEEE/ACM, 426-436 (1983)
    [3]
    Dennis, J.B., W.Y.P. Lim and W.B. Ackerman: "The MIT data flow engineering model," Proc. IFIP Congress 83, AFIPS, 553-560 (1983)
    [4]
    Dennis, J.B., "First version of a data flow procedure language," Lecture Notes in Computer Science, Vol.19, Springer-Verlag, 362-376 (1974)
    [5]
    Gajski, D.D., D.A. Padua, D.J. Kuck and R.H. Kuhn: "A second opinion on data flow machines and languages," Computer, Vol.15, No.2, IEEE, 58-69 (1982)
    [6]
    Gurd, J., C.C. Kirkham and I. Watson: "The Manchester prototype dataflow computer," Commun. ACM, Vol.21, No.l, 34-52 (1985)
    [7]
    Hiraki, K., T. Shimada and K. Nishida: "A hardware design of the SIGMA-1 - A data flow computer for scientific computations," Proc. 1984 Int. Conf. Parallel Processing, IEEE, 524-531 (1984)
    [8]
    Hiraki, K., K. Nishida, S. Sekiguchi and T. Shimada" "Maintenance architecture and its LSI implementation of a dataflow computer with a large number of processors," Proc. Int. Conf. Parallel Processing, IEEE, 584-591 (1986)
    [9]
    Hiraki, K., K. Nishida, S. Sekiguchi, T. Shimada and T. Yuba: "The SIGMA-1 dataflow supercompurer: A challenge for new generation supercomputing systems," Joun. Inform. Processing, IPS Japan, Vol.10, No.4, 219-226 (1987)
    [10]
    Kishi, M., H. Yasuhara and Y. Kawamura: "DDDP-A distributed data driven processor," Proc. 10th Annu. Int. Syrup. Computer Architecture, IEEE, 236-242 (1983)
    [11]
    Kodama, Y., S. Sakai and Y. Yamaguchi: "A prototype of a highly parallel dataflow machine EM- 4 and its preliminary evaluation," ETL Research memorandum, Electrotechnical Lab. (1990)
    [12]
    Nishikawa, It., K. Asada and tI. Terada: "A decentralized controlled multi processor system based on the data-driven scheme," Proc. 3rd Int. Conf. Distributed Computing Systems, IEEE, 639-644 ( 982)
    [13]
    Sakai, S., Y. Yamaguchi, K. Hiraki, Y. Kodama and T. Yuba: "An architecture of a dataflow single chip processor," Proc. 16th Annu. Int. Symp. Computer Architecture, IEEE/ACM, 46-53 (1989)
    [14]
    Shimada, T., K. Hiraki, S. Sekiguchi and K. Nishida: "Evaluation of a single processor of a prototype data flow computer SIGMA-1 for scientific computations," Proc. 13th Annu. Int. Symp. Computer Architecture, IEEE/ACM, 226-234 (1986)
    [15]
    Takahashi, N. and M. Amamiya: "A dataflow processor array system- Design and analysis," Proc. 10th Annu. Int. Symp. Computer Architecture, IEEE, 243-250 (1983)
    [16]
    Terada, H., H. Nishikawa, K. Asada, S. Matsumoto, S. Miyata, S. Komori and K. Shima: "VLSI design of a one-chip dat~-driven processor" Q-vl," Proc. Fall Joint Comp. Conf., IEEE/ACM, 59 601 (1987)
    [17]
    Yamaguchi, Y., S. Sakai, K. Hiraki, Y. Kodama and T. Yuba: "An architectural design of a highly parallel dataflow machine," Proc. IFIP Congress 89, AFIPS, 1155-1160 (1989)
    [18]
    Yuba, T.: "Research and development efforts on dataflow computer architecture in Japan," Journ. Information Processing, Vol.9, No.2, IPS Japan, 51-60 (1986)

    Cited By

    View all
    • (2021)Recovery of Parallel Dataflow Computing System From Faults and Failures2021 IEEE East-West Design & Test Symposium (EWDTS)10.1109/EWDTS52692.2021.9581026(1-6)Online publication date: 10-Sep-2021
    • (2018)Global Distributed Associative Environment - Evolution of Parallel Dataflow Computing System “Buran”2018 IEEE East-West Design & Test Symposium (EWDTS)10.1109/EWDTS.2018.8524849(1-5)Online publication date: Sep-2018
    • (1992)Algorithmic Transformations for Neural Computing and Performance of Supervised Learning on a Dataflow MachineIEEE Transactions on Software Engineering10.1109/32.14847918:7(613-623)Online publication date: 1-Jul-1992
    • Show More Cited By

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ICS '90: Proceedings of the 4th international conference on Supercomputing
    June 1990
    492 pages
    ISBN:0897913698
    DOI:10.1145/77726
    • cover image ACM SIGARCH Computer Architecture News
      ACM SIGARCH Computer Architecture News  Volume 18, Issue 3b
      Special Issue: Proceedings of the 4th international conference on Supercomputing
      Sept. 1990
      489 pages
      ISSN:0163-5964
      DOI:10.1145/255129
      Issue’s Table of Contents
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 01 June 1990

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Article

    Conference

    IC'90
    Sponsor:
    IC'90: ACM SIGARCH International Conference on Supercomputing
    June 11 - 15, 1990
    Amsterdam, The Netherlands

    Acceptance Rates

    Overall Acceptance Rate 629 of 2,180 submissions, 29%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)25
    • Downloads (Last 6 weeks)2

    Other Metrics

    Citations

    Cited By

    View all
    • (2021)Recovery of Parallel Dataflow Computing System From Faults and Failures2021 IEEE East-West Design & Test Symposium (EWDTS)10.1109/EWDTS52692.2021.9581026(1-6)Online publication date: 10-Sep-2021
    • (2018)Global Distributed Associative Environment - Evolution of Parallel Dataflow Computing System “Buran”2018 IEEE East-West Design & Test Symposium (EWDTS)10.1109/EWDTS.2018.8524849(1-5)Online publication date: Sep-2018
    • (1992)Algorithmic Transformations for Neural Computing and Performance of Supervised Learning on a Dataflow MachineIEEE Transactions on Software Engineering10.1109/32.14847918:7(613-623)Online publication date: 1-Jul-1992
    • (1991)Prototype implementation of a highly parallel dataflow machine EM-4Proceedings of the Fifth International Parallel Processing Symposium10.1109/IPPS.1991.153792(278-286)Online publication date: 30-Apr-1991
    • (1991)Executing DSP Applications in a Fine-Grained Dataflow EnvironmentIEEE Transactions on Software Engineering10.1109/32.9919117:10(1028-1041)Online publication date: 1-Oct-1991
    • (2014)Carrying on the legacy of imperative languages in the future parallel computing eraParallel Computing10.1016/j.parco.2014.02.00140:3-4(1-33)Online publication date: Mar-2014
    • (2008)Design and analysis of optical interconnection networks for a dataflow parallel computerNovel Algorithms and Techniques In Telecommunications, Automation and Industrial Electronics10.1007/978-1-4020-8737-0_77(432-437)Online publication date: 2008
    • (1993)LiteraturverzeichnisDatenflußrechner10.1007/978-3-322-94688-1_9(357-389)Online publication date: 1993

    View Options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Get Access

    Login options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media