Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/777412.777425acmconferencesArticle/Chapter ViewAbstractPublication PagesspaaConference Proceedingsconference-collections
Article

VLSI layout of trees into grids of minimum width

Published: 07 June 2003 Publication History

Abstract

In this paper we consider the VLSI layout (i.e., Manhattan layout) of graphs into grids with minimum width (i.e., the length of the shorter side of a grid)as well as with minimum area. The layouts into minimum area and minimum width are equivalent to those with the largest possible aspect ratio of a minimum area layout. Thus such a layout has merits that, by "folding" the layout, a layout of all possible aspect ratio can be obtained with increase of area within a small constant factor. We show that an N-vertex tree with layout-width (i.e., the minimum width of a grid into which the tree can be laid out) k can be laid out into a grid of area O(N) and width O(k). For binary tree layouts, we give a detailed trade-off between area and width: an N-vertex binary tree with layout-width k can be laid out into area O(k+α/1+αN) and width k+α, where α is an arbitrary integer with 0≤ α≤√N, and the area is existentially optimal for any k≥ 1 and α≥ 0. This implies that α=ω(k) is essential for a layout of a graph into optimal area. The layouts proposed here can be constructed in polynomial time. We also show that the problem of laying out a given graph G into given area and width, or equivalently, into given length and width is NP-hard even if G is restricted to a binary tree.

References

[1]
S. N. Bhatt and S. S. Cosmadakis. The complexity of minimizing wire lengths in VLSI layouts. Information Processing Letters, 25:263--267, 1987.
[2]
S. N. Bhatt and F. T. Leighton. A framework for solving VLSI graph layout problems. J. Comput. System Sciences, 28:300--343, 1984.
[3]
T. M. Chan, M. T. Goodrich, S. R. Kosaraju, and R. Tamassia. Optimizing area and aspect ratio in straight-line orthogonal tree drawings. In Graph Drawing (GD 96), volume 1190 of Lecture Notes in Computer Science, pages 63--75. Springer-Verlag, Berlin, 1997.
[4]
P. Czerwinski and V. Ramachandran. Optimal VLSI graph embeddings in variable aspect ratio rectangles. Algorithmica, 3:487--510, 1988.
[5]
J. Díaz, J. Petit, and M. Serna. A survey of graph layout problems. ACM Computing Surveys, 34(3):313--356, 2002.
[6]
Y. Dinitz, S. Even, R. Kupershtok, and M. Zapolotsky. Some compact layouts of the butterfly. In Proceedings of the Eleventh Annual ACM Symposium on Parallel Algorithms and Architectures, pages 54--63, 1999.
[7]
D. Dolev, T. Leighton, and H. Trickey. Planar embedding of planar graphs. In F. P. Preparata, editor, Advances in Computing Research, volume 2, pages 147--161. JAI Press, 1984.
[8]
G. Even, S. Guha, and B. Schieber. Improved approximations of crossings in graph drawings and VLSI layout areas. In Proceedings of the Thirty-Second ACM Symposium on Theory of Computing, pages 296--305, 2000.
[9]
M. R. Fellows and M. A. Langston. On well-partial-order theory and its application to combinatorial problems of VLSI design. SIAM J. Disc. Math., 5:117--126, 1992.
[10]
M. Formann and F. Wagner. The VLSI layout problem in various embedding models. In R. H. Möhring, editor, Graph-Theoretic Concepts in Computer Science, volume 484 of Lecture Notes in Computer Science, pages 130--139. Springer-Verlag, Berlin, 1991.
[11]
A. Garg, M. T. Goodrich, and R. Tamassia. Area-efficient upward tree drawing. In Proceedings of the Ninth Annual ACM Symposium on Computational Geometry, pages 359--368, 1993.
[12]
A. Garg, M. T. Goodrich, and R. Tamassia. Planar upward tree drawings with optimal area. International Journal of Computational Geometry and Applications, 6(3):333--356, 1996.
[13]
D. Gordon. Efficient embeddings of binary trees in VLSI arrays. IEEE Trans. Computers, C-36(9):1009--1018, September 1987.
[14]
A. Gregori. Unit-length embedding of binary trees on a square grid. Information Processing Letters, 31:167--173, 1989.
[15]
H. Kaplan and R. Shamir. Pathwidth, bandwidth and completion problems to proper interval graphs with small cliques. SIAM J. Comput., 25(3):540--561, 1996.
[16]
F. T. Leighton. New lower bound techniques for VLSI. In Proceedings of the Twelfth-Second Annual IEEE Symposium on Foundations of Computer Science, pages 1--12, 1981.
[17]
C. E. Leiserson. Area Efficient VLSI Computation. MIT Press, Cambridge, MA, 1983.
[18]
F. S. Makedon, C. H. Papadimitriou, and I. H. Sudborough. Topological bandwidth. SIAM J. Alg. Disc. Meth., 6(3):418--444, July 1985.
[19]
A. L. Rosenberg and L. S. Heath. Graph Separators with Applications. Kluwer Academic/Plenum Publishers, New York, 2001.
[20]
J. A. Storer. On minimal-node-cost planar embeddings. Networks, 14:181--212, 1984.
[21]
A. Takahashi, S. Ueno, and Y. Kajitani. Minimal acyclic forbidden minors for the family of graphs with bounded path-width. Discrete Math., 127:293--304, 1994.
[22]
A. Takahashi, S. Ueno, and Y. Kajitani. Mixed searching and proper-path-width. Theoretical Computer Science, 137:253--268, 1995.
[23]
S. Tayu and S. Ueno. Efficient embeddings of binary trees with bounded proper pathwidth into paths and grids. IEICE Trans. Fundamentals, E80-A(1):183--192, January 1997.
[24]
L. G. Valiant. Universality considerations in VLSI circuits. IEEE Trans. Computers, C-30(2):135--140, 1981.

Cited By

View all
  • (2010)Faithful representations of graphs by islands in the extended gridProceedings of the 9th Latin American conference on Theoretical Informatics10.1007/978-3-642-12200-2_13(131-142)Online publication date: 19-Apr-2010

Index Terms

  1. VLSI layout of trees into grids of minimum width

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      SPAA '03: Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures
      June 2003
      374 pages
      ISBN:1581136617
      DOI:10.1145/777412
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 07 June 2003

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. VLSI layout
      2. aspect ratio
      3. cutwidth
      4. graph embedding
      5. graph layout
      6. grid
      7. tree

      Qualifiers

      • Article

      Conference

      SPAA03

      Acceptance Rates

      SPAA '03 Paper Acceptance Rate 38 of 106 submissions, 36%;
      Overall Acceptance Rate 447 of 1,461 submissions, 31%

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)4
      • Downloads (Last 6 weeks)1
      Reflects downloads up to 13 Sep 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2010)Faithful representations of graphs by islands in the extended gridProceedings of the 9th Latin American conference on Theoretical Informatics10.1007/978-3-642-12200-2_13(131-142)Online publication date: 19-Apr-2010

      View Options

      Get Access

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media