Article

Free access

Design issues in the development of a modular multiprocessor communications network

Authors:

M. A. Franklin,

S. A. Kahn,

M. J. StuckiAuthors Info & Claims

ISCA '79: Proceedings of the 6th annual symposium on Computer architecture

Pages 182 - 187

https://doi.org/10.1145/800090.802908

Published: 23 April 1979 Publication History

PDF eReader

Abstract

The design of a modular crossbar network that can be used to support a multiprocessor is reviewed in this paper. The network is viewed at a functional level and the objectives, motivations and resultant design decisions are discussed. Two of these decisions relating to the nature and depth of pipelining in the network are examined in detail. The network designed is expandable in an easy fashion, flexible and suitable for large-scale integration.

References

[1]

Franklin, M. A., "Parallel Solution of Ordinary Differential Equations", IEEE Trans. on Electronic Computers, C-27, 5 (May 1978), 413-420.

Digital Library

Google Scholar

[2]

Cornett, D. H., "Multi-Processor Scheduling of Independent, Communicating Tasks", M.S. Thesis, Dept. of Elec. Engr., Washington University, St. Louis (May 1977).

Google Scholar

[3]

Kahn, S., "Design of a Modular Crossbar Net-Work for a Multiprocessor", M.S. Thesis, Dept. of Elec. Engr., Washington University, St. Louis (Dec. 1978).

Google Scholar

[4]

Benes, V. E., Mathematical Theory of Connecting Networks and Telephone Traffic, Academic Press, New York (1965).

Google Scholar

[5]

Pippenger, N., "On Crossbar Switching Networks", IEEE Trans. Comm., COM-23, 6 (June 1975), 646-659.

Crossref

Google Scholar

[6]

Davidson, I. A. and Field, J. A., "Design Criteria for a Switch for a Multiprocessor Computing System", Proc. 1975 Sagamore Comp. Conf. on Parallel Processing (1975), 110-113.

Google Scholar

[7]

Widdoes, L. C., Jr., "Architectural Considerations for General Purpose Multiprocessors", Digest of Papers, 13th IEEE Comp. Soc. Conf. (Sept. 1976), 251-254.

Google Scholar

[8]

Anderson, G. A. and Jensen, E. D., "Computer Interconnection Structures: Taxonomy, Characteristics and Examples", ACM Computing Surveys, 7, 4 (Dec. 1975), 197-213.

Digital Library

Google Scholar

[9]

Thurber, K. J., "Interconnection Networks—A Survey and Assessment", Proc. of AFIPS, 1974 Nat. Comp. Conf., AFIPS Press, Montvale, NJ (1974).

Google Scholar

[10]

Enslow, P. H., Jr., "Multiprocessor Organization—A Survey", ACM Computing Surveys, 9, 1 (March 1977), 103-129.

Digital Library

Google Scholar

[11]

Wulf, W. A. and Bell, C. G., "C.mmp: A Multi-Mini-Processor", AFIPS Conf. Proc., FJCC 41 (1972), 765-777.

Google Scholar

[12]

Peterson, J. L., "Petri Nets", ACM Computing Surveys, 9, 3 (Sept. 1977) 223-252.

Digital Library

Google Scholar

Cited By

View all

Anido GSeeto A(2006)Multipath interconnectionIEEE Journal on Selected Areas in Communications10.1109/49.128756:9(1480-1488)Online publication date: 1-Sep-2006
https://dl.acm.org/doi/10.1109/49.12875
Zedan H(1990)Key references in distributed computer systems 1959–1989Distributed Computer Systems10.1016/B978-0-408-02938-4.50016-4(193-295)Online publication date: 1990
https://doi.org/10.1016/B978-0-408-02938-4.50016-4
Wann DFranklin M(1983)Asynchronous and Clocked Control Structures for VSLI Based Interconnection NetworksIEEE Transactions on Computers10.1109/TC.1983.167622032:3(284-293)Online publication date: 1-Mar-1983
https://dl.acm.org/doi/10.1109/TC.1983.1676220
Show More Cited By

Index Terms

Design issues in the development of a modular multiprocessor communications network

Recommendations

Multiprocessor communications: design and technology
Modular design of a large sorting network
ISPAN '97: Proceedings of the 1997 International Symposium on Parallel Architectures, Algorithms and Networks

Batcher sorting networks have been extensively used in the design of ATM switches based on Batcher-banyan interconnection network. Batcher sorting networks require large number of stages of sorting elements especially for large network sizes. This ...
THE DESIGN OF A MULTIPROCESSOR DEVELOPMENT SYSTEM

Comments

Information & Contributors

Information

Published In

ISCA '79: Proceedings of the 6th annual symposium on Computer architecture

April 1979

246 pages

ISBN:9781450373975

DOI:10.1145/800090

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 1979

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
279
Total Downloads

Downloads (Last 12 months)45
Downloads (Last 6 weeks)7

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Anido GSeeto A(2006)Multipath interconnectionIEEE Journal on Selected Areas in Communications10.1109/49.128756:9(1480-1488)Online publication date: 1-Sep-2006
https://dl.acm.org/doi/10.1109/49.12875
Zedan H(1990)Key references in distributed computer systems 1959–1989Distributed Computer Systems10.1016/B978-0-408-02938-4.50016-4(193-295)Online publication date: 1990
https://doi.org/10.1016/B978-0-408-02938-4.50016-4
Wann DFranklin M(1983)Asynchronous and Clocked Control Structures for VSLI Based Interconnection NetworksIEEE Transactions on Computers10.1109/TC.1983.167622032:3(284-293)Online publication date: 1-Mar-1983
https://dl.acm.org/doi/10.1109/TC.1983.1676220
Franklin MWann DSzygenda SHughes JBlanton MWagner TFrailey DGunter TMcLeavy CLipovski JMalek M(1982)Asynchronous and clocked control structures for VLSI based interconnection networksProceedings of the 9th annual symposium on Computer Architecture10.5555/800048.801713(50-59)Online publication date: 26-Apr-1982
https://dl.acm.org/doi/10.5555/800048.801713
Franklin MWann D(1982)Asynchronous and clocked control structures for VLSI based interconnection networksACM SIGARCH Computer Architecture News10.1145/1067649.80171310:3(50-59)Online publication date: 1-Apr-1982
https://dl.acm.org/doi/10.1145/1067649.801713
Franklin MWann DThomas W(1982)Pin Limitations and Partitioning of VLSI Interconnection NetworksIEEE Transactions on Computers10.1109/TC.1982.167592731:11(1109-1116)Online publication date: 1-Nov-1982
https://dl.acm.org/doi/10.1109/TC.1982.1675927
Franklin M(1981)VLSI Performance Comparison of Banyan and Crossbar Communications NetworksIEEE Transactions on Computers10.1109/TC.1981.167577630:4(283-291)Online publication date: 1-Apr-1981
https://dl.acm.org/doi/10.1109/TC.1981.1675776
Toong HGupta A(1981)An Architectural Comparison of Contemporary 16-Bit MicroprocessorsIEEE Micro10.1109/MM.1981.2908421:2(26-37)Online publication date: 1-Apr-1981
https://dl.acm.org/doi/10.1109/MM.1981.290842

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Multiprocessor communications: design and technology

Modular design of a large sorting network

THE DESIGN OF A MULTIPROCESSOR DEVELOPMENT SYSTEM