Article

Free access

SCOAP: Sandia controllability/observability analysis program

Authors:

Lawrence H. Goldstein,

Evelyn L. ThigpenAuthors Info & Claims

DAC '80: Proceedings of the 17th Design Automation Conference

Pages 190 - 196

https://doi.org/10.1145/800139.804528

Published: 23 June 1980 Publication History

PDF eReader

Abstract

SCOAP is a program developed at Sandia National Laboratories for the analysis of digital circuit testability. Testability is related to the difficulty of controlling and observing the logical values of internal nodes from circuit inputs and outputs, respectively. This paper reviews the testability analysis algorithms and describes their implementation in the SCOAP program.

References

[1]

L. H. Goldstein, "Controllability/Observability Analysis of Digital Circuits,&rdquo CANDE Workshop, Mt. Hood, Oregon (1978).

Google Scholar

[2]

L. H. Goldstein, "Controllability/Observability Analysis of Digital Circuits," IEEE Trans. Circuits and Systems, Vol. 26, No. 9, (1979).

Crossref

Google Scholar

[3]

L. H. Goldstein, "Controllability/Observability Analysis of Separable Logic Structures," Design for Testability Workshop, Boulder, Colorado (1979).

Google Scholar

[4]

E. B. Eichelberger and T. W. Williams, "A Logic Design Structure for LSI Testability," Proc. 14th Design Automation Conf., pp 462-468 (1977).

Digital Library

Google Scholar

[5]

W. Keiner and R. West, "Testability Measures," AUTOTESTCON, pp 49-55 (1977).

Google Scholar

[6]

W. J. Dejka, "Measure of Testability in Device and System Design," "Proc. 20th Midwest Symposium on Circuits and Systems," pp 39-52 (1977).

Google Scholar

[7]

J. E. Stephenson and J. Grason, "A Testability Measure for Register Transfer Level Digital Circuits," Proc. 6th Fault-Tolerant Computing Symposium, pp 101-107 (1976).

Google Scholar

[8]

J. Grason, "TMEAS, A Testability Measurement Program," Proc. 16th Design Automation Conference, pp 156-161 (1979).

Digital Library

Google Scholar

[9]

Breuer and Associates, TEST/80—An Advanced ATG System for Digital Circuits, Report 1-77.

Google Scholar

[10]

P. G. Kovijanic, "Testability Analysis," 1979 Semiconductor Test Conference, October 1979.

Google Scholar

[11]

J. A. Dussault, "A Testability Measure," Proc. 1978 Semiconductor Test Conference, pp 113-116 (1978).

Google Scholar

[12]

H. Y. Chang and G. H. Heimbigner, "LAMP: Controllability, Observability, and Maintenance Engineering Technique (COMET)," Bell System Tech. J., Vol. 53, No. 8, pp 1505-1534 (1974).

Crossref

Google Scholar

[13]

F. Barsi, F. Grandoni and P. Maestrini, "A Theory of Diagnosability of Digital Systems," IEEE Trans. Comput., Vol. C-25, pp 585-593 (1976).

Google Scholar

Cited By

View all

Dai RLiu ZArias OGuo XYavuz T(2024)DTjRTL: A Configurable Framework for Automated Hardware Trojan Insertion at RTLProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3658759(465-470)Online publication date: 12-Jun-2024
https://dl.acm.org/doi/10.1145/3649476.3658759
Wei XZhang JLuo G(2024)Rethinking IC Layout Vulnerability: Simulation-Based Hardware Trojan Threat Assessment with High Fidelity2024 IEEE Symposium on Security and Privacy (SP)10.1109/SP54263.2024.00160(3789-3804)Online publication date: 19-May-2024
https://doi.org/10.1109/SP54263.2024.00160
Meka JVemuri R(2024)ACT: Attributed Circuit Transformation System for Synthetic Circuit Generation2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS60917.2024.10658830(350-356)Online publication date: 11-Aug-2024
https://doi.org/10.1109/MWSCAS60917.2024.10658830
Show More Cited By

Index Terms

SCOAP: Sandia controllability/observability analysis program
1. Hardware

Recommendations

Optimized reversible binary-coded decimal adders

Babu and Chowdhury [H.M.H. Babu, A.R. Chowdhury, Design of a compact reversible binary coded decimal adder circuit, Journal of Systems Architecture 52 (5) (2006) 272-282] recently proposed, in this journal, a reversible adder for binary-coded decimals. ...
Logic Networks of Carry-Save Adders

logic networks of carry-save adders such as high-speed multipliers, multioperand adders, and double-rail input parallel adders are designed based on the parallel adders with a minimum number of NOR gates discussed in [1]. After a discussion of the ...
Hardware Designs for Decimal Floating-Point Addition and Related Operations

Decimal arithmetic is often used in commercial, financial, and Internet-based applications. Due to the growing importance of decimal floating-point (DFP) arithmetic, the IEEE 754 Draft Standard for Floating-Point Arithmetic (IEEE P754) includes ...

Comments

Information & Contributors

Information

Published In

DAC '80: Proceedings of the 17th Design Automation Conference

June 1980

642 pages

ISBN:0897910206

DOI:10.1145/800139

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 June 1980

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

122
Total Citations
View Citations
1,083
Total Downloads

Downloads (Last 12 months)171
Downloads (Last 6 weeks)25

Reflects downloads up to 17 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Dai RLiu ZArias OGuo XYavuz T(2024)DTjRTL: A Configurable Framework for Automated Hardware Trojan Insertion at RTLProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3658759(465-470)Online publication date: 12-Jun-2024
https://dl.acm.org/doi/10.1145/3649476.3658759
Wei XZhang JLuo G(2024)Rethinking IC Layout Vulnerability: Simulation-Based Hardware Trojan Threat Assessment with High Fidelity2024 IEEE Symposium on Security and Privacy (SP)10.1109/SP54263.2024.00160(3789-3804)Online publication date: 19-May-2024
https://doi.org/10.1109/SP54263.2024.00160
Meka JVemuri R(2024)ACT: Attributed Circuit Transformation System for Synthetic Circuit Generation2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS60917.2024.10658830(350-356)Online publication date: 11-Aug-2024
https://doi.org/10.1109/MWSCAS60917.2024.10658830
Hsu WLo PChen CTien CKuo S(2024)Hardware Trojan Detection Method Against Balanced Controllability Trigger DesignIEEE Embedded Systems Letters10.1109/LES.2023.331859116:2(178-181)Online publication date: Jun-2024
https://doi.org/10.1109/LES.2023.3318591
Wang ZJiang DLi JZheng S(2024)Accurate Hardware Trojan Detection Technology Based on Node Concealment Features2024 IEEE International Test Conference in Asia (ITC-Asia)10.1109/ITC-Asia62534.2024.10661355(1-6)Online publication date: 18-Aug-2024
https://doi.org/10.1109/ITC-Asia62534.2024.10661355
Chao ZDai QLi JLiu ZLi WLyu HYe JLi HLi X(2024)A Static Test Compaction Method Based on GCN Assisted Fault Gate Classification2024 IEEE International Test Conference in Asia (ITC-Asia)10.1109/ITC-Asia62534.2024.10661347(1-6)Online publication date: 18-Aug-2024
https://doi.org/10.1109/ITC-Asia62534.2024.10661347
Zhao HYang FShan J(2024)A Graph AutoEncoder Approach for Fault Prediction in Test Pattern Generation2024 2nd International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA62518.2024.10618040(462-467)Online publication date: 10-May-2024
https://doi.org/10.1109/ISEDA62518.2024.10618040
Liu WTan BFung JChakrabarty K(2024)Theoretical Patchability Quantification for IP-Level Hardware Patching Designs2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473895(951-956)Online publication date: 22-Jan-2024
https://doi.org/10.1109/ASP-DAC58780.2024.10473895
Sarihi APatooghy AJamieson PBadawy A(2024)Trojan playground: a reinforcement learning framework for hardware Trojan insertion and detectionThe Journal of Supercomputing10.1007/s11227-024-05963-880:10(14295-14329)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1007/s11227-024-05963-8
Tehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi FTehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi F(2024)Digital Twin for Secure Semiconductor Lifecycle ManagementHardware Security10.1007/978-3-031-58687-3_8(345-399)Online publication date: 3-Apr-2024
https://doi.org/10.1007/978-3-031-58687-3_8
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Optimized reversible binary-coded decimal adders

Logic Networks of Carry-Save Adders

Hardware Designs for Decimal Floating-Point Addition and Related Operations

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

Abstract

References

Cited By

Index Terms

Recommendations

Optimized reversible binary-coded decimal adders

Logic Networks of Carry-Save Adders

Hardware Designs for Decimal Floating-Point Addition and Related Operations

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations