Article

Free access

Functional simulation in the lamp system

Authors:

S. G. Chappell,

P. R. Menon,

J. F. Pellegrin,

A. M. SchoweAuthors Info & Claims

DAC '76: Proceedings of the 13th Design Automation Conference

Pages 42 - 47

https://doi.org/10.1145/800146.804793

Published: 28 June 1976 Publication History

PDF eReader

Abstract

The effective use of simulation for logic verification and test evaluation frequently requires simulation capabilities at different levels of detail. This paper discusses the functional level simulation capability in the LAMP system at Bell Laboratories and its relation to gate level simulation. The Function Definition Language (FDL) used for specifying the behavior of functional blocks is discussed. Functions described in this language can be embedded in gate level circuits and simulated to determine the normal circuit behavior or faulty behavior. Classical faults external to functions and user specified internal faults in functions may be simulated. The effectiveness of functional simulation has been demonstrated in a number of applications such as memory modules in a large controller of an Electronic Switching System, the ROM in a small controller and an entire microprocessor treated as an interconnection of a few functional blocks.

References

[1]

F. H. Hardie and R. J. Suhocki, "Design and Use of Fault Simulation for Saturn Computer Design," IEEE Trans. Elec. Comp, EC-16, pp. 412-429, August, 1967.

Google Scholar

[2]

T. T. Butler, T. G. Hallin, K. W. Johnson, and J. J. Kulzer, "LAMP: Application to Switching System Development," BSTJ, vol. 53, pp. 1535-1555, October, 1974.

Google Scholar

[3]

Proc. 12th Design Automation Conference, June, 1975 (Several papers on State of the Art in Design Automation.)

Google Scholar

[4]

G. G. Hays, "Computer Aided Design: Simulation of Digital Design Logic," IEEE Trans. Comp., C-18, pp. 1-10, January, 1969.

Google Scholar

[5]

S. A. Szygenda, "TEGAS2 - Anatomy of a General Purpose Test Generation and Simulation System for Digital Logic," Proc. 9th ACM-IEEE Design Automation Workshop, pp. 116-127, June, 1972.

Digital Library

Google Scholar

[6]

S. A. Szygenda and A. A. Lekkos, "Integrated Techniques for Functional and Gate Level Digital Logic Simulation," Proc. 10th Design Automation Workshop, pp. 159-172, June, 1973.

Digital Library

Google Scholar

[7]

D. B. Armstrong, "A Deductive Method of Simulating Faults in Logic Circuits," IEEE Trans. Comp., C-21, pp. 464-471, May, 1972.

Digital Library

Google Scholar

[8]

H. Y. Chang, G. W. Smith, Jr. and R. B. Walford, "LAMP: System Description," BSTJ vol. 53, pp. 1431-1449, October, 1974.

Google Scholar

[9]

S. G. Chappell, C. H. Elmendorf and L. D. Schmidt, "LAMP: Logic-Circuit Simulators," BSTJ vol. 53, pp. 1451-1476, October, 1974.

Google Scholar

[10]

D. E. Knuth, The Art of Computer Programming, Vol. 1 Fundamental Algorithms, Addison-Wesley, Reading, MA, 1968.

Digital Library

Google Scholar

[11]

P. R. Menon, "A Simulation Program for Logic Circuits," Bell Telephone Laboratories Internal Memorandum, March, 1965.

Google Scholar

[12]

A. V. Aho, J. E. Hopcroft and J. D. Ullman, The Design and Analysis of Computer Algorithms, Addison-Wesley, Reading, MA, 1974.

Digital Library

Google Scholar

Cited By

View all

Hill DvanCleemput W(1988)SABLE: A tool for generating structured, multi-level simulationsPapers on Twenty-five years of electronic design automation10.1145/62882.62925(365-272)Online publication date: 1-Jun-1988
https://dl.acm.org/doi/10.1145/62882.62925
Shelter TAbraham SFriedman E(1981)Computer-aided design of electrical circuits Simulation techniques (A Tutorial)Proceedings of the ACM '81 conference10.1145/800175.809871(199-203)Online publication date: 1-Jan-1981
https://dl.acm.org/doi/10.1145/800175.809871
Nash DRussell KSilverman PThiel MHassler ESmith RPistilli PAbel LCrabbe JBening LShaklee DRadke C(1980)Functional level simulation at RaytheonProceedings of the 17th Design Automation Conference10.1145/800139.804597(634-641)Online publication date: 23-Jun-1980
https://dl.acm.org/doi/10.1145/800139.804597
Show More Cited By

Index Terms

Functional simulation in the lamp system
1. Hardware

Recommendations

Fast functional simulation using branching programs
ICCAD '95: Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design

Abstract: This paper addresses the problem of speeding up functional (delay-independent) logic simulation for synchronous digital systems. The problem needs very little new motivation-cycle-based functional simulation is the largest consumer of ...
Functional Fault Simulation of VHDL Gate Level Models
VIUF '97: Proceedings of the 1997 VHDL International User's Forum (VIUF '97)

A method of fault injection and fault simulation is proposed. A gate level circuit is modified to include logic gates where faults are to be injected. Values assigned to the inputs of the new additions of the circuit have the effect of injecting stuck-...
Functional abstraction in switch-level simulation

Comments

Information & Contributors

Information

Published In

DAC '76: Proceedings of the 13th Design Automation Conference

June 1976

512 pages

ISBN:9781450374484

DOI:10.1145/800146

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 28 June 1976

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

20
Total Citations
View Citations
265
Total Downloads

Downloads (Last 12 months)39
Downloads (Last 6 weeks)11

Reflects downloads up to 04 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Hill DvanCleemput W(1988)SABLE: A tool for generating structured, multi-level simulationsPapers on Twenty-five years of electronic design automation10.1145/62882.62925(365-272)Online publication date: 1-Jun-1988
https://dl.acm.org/doi/10.1145/62882.62925
Shelter TAbraham SFriedman E(1981)Computer-aided design of electrical circuits Simulation techniques (A Tutorial)Proceedings of the ACM '81 conference10.1145/800175.809871(199-203)Online publication date: 1-Jan-1981
https://dl.acm.org/doi/10.1145/800175.809871
Nash DRussell KSilverman PThiel MHassler ESmith RPistilli PAbel LCrabbe JBening LShaklee DRadke C(1980)Functional level simulation at RaytheonProceedings of the 17th Design Automation Conference10.1145/800139.804597(634-641)Online publication date: 23-Jun-1980
https://dl.acm.org/doi/10.1145/800139.804597
Sasaki TYamada AKato SNakazawa TTomita KNomizu NHassler ESmith RPistilli PAbel LCrabbe JBening LShaklee DRadke C(1980)MIXSProceedings of the 17th Design Automation Conference10.1145/800139.804596(626-633)Online publication date: 23-Jun-1980
https://dl.acm.org/doi/10.1145/800139.804596
Thompson EKarger PRead WRoss DSmith JBlucher RHassler ESmith RPistilli PAbel LCrabbe JBening LShaklee DRadke C(1980)The incorporation of functional level element routines into an existing digital simulation systemProceedings of the 17th Design Automation Conference10.1145/800139.804561(394-401)Online publication date: 23-Jun-1980
https://dl.acm.org/doi/10.1145/800139.804561
d'Abreu MThompson EHassler ESmith RPistilli PAbel LCrabbe JBening LShaklee DRadke C(1980)An accurate functional level concurrent fault simulatorProceedings of the 17th Design Automation Conference10.1145/800139.804530(210-217)Online publication date: 23-Jun-1980
https://dl.acm.org/doi/10.1145/800139.804530
Northcutt JHassler ESmith RPistilli PAbel LCrabbe JBening LShaklee DRadke C(1980)The design and implementation of fault insertion capabilities for ISPSProceedings of the 17th Design Automation Conference10.1145/800139.804529(197-209)Online publication date: 23-Jun-1980
https://dl.acm.org/doi/10.1145/800139.804529
Bening LMagnuson WCairns JThomas DLoomis HFrew RKeiner BBurke DStaller JWilcox PGoldfein AGray JLerman HMcDonald POfek HEisenberg HNash DSrch RSmith RParke FGibson D(1979)Developments in computer simulation of gate level physical logicProceedings of the 16th Design Automation Conference10.5555/800292.811774(561-567)Online publication date: 25-Jun-1979
https://dl.acm.org/doi/10.5555/800292.811774
Gardner RWeil PMagnuson WCairns JThomas DLoomis HFrew RKeiner BBurke DStaller JWilcox PGoldfein AGray JLerman HMcDonald POfek HEisenberg HNash DSrch RSmith RParke FGibson D(1979)Hierarchical modeling and simulation in VISTAProceedings of the 16th Design Automation Conference10.5555/800292.811747(403-405)Online publication date: 25-Jun-1979
https://dl.acm.org/doi/10.5555/800292.811747
Hill DvanCleemput WMagnuson WCairns JThomas DLoomis HFrew RKeiner BBurke DStaller JWilcox PGoldfein AGray JLerman HMcDonald POfek HEisenberg HNash DSrch RSmith RParke FGibson D(1979)SABLEProceedings of the 16th Design Automation Conference10.5555/800292.811721(272-279)Online publication date: 25-Jun-1979
https://dl.acm.org/doi/10.5555/800292.811721
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Fast functional simulation using branching programs

Functional Fault Simulation of VHDL Gate Level Models

Functional abstraction in switch-level simulation

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

Abstract

References

Cited By

Index Terms

Recommendations

Fast functional simulation using branching programs

Functional Fault Simulation of VHDL Gate Level Models

Functional abstraction in switch-level simulation

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations