Partitioning and ordering of logic equations for optimum MOS LSI device layout
R. P. Larsen, L. MargolAuthors Info & ClaimsAbstract
References
Index Terms
- Partitioning and ordering of logic equations for optimum MOS LSI device layout
Recommendations
A Layout System for the Random Logic Portion of an MOS LSI Chip
The random logic portion of an MOS LSI chip intended mainly for a calculator is constructed of an array of MOS complex gates, each composed of an MOS ratioless circuit with a multiphase clocking system, and occupies ordinarily a considerable part of ...
A layout system for the random logic portion of MOS LSI
DAC '80: Proceedings of the 17th Design Automation ConferenceThe random logic portion of an MOS LSI chip intended mainly for a calculator is constructed of an array of MOS complex gates, each composed of an MOS ratioless circuit with a multi-phase clocking system, and occupies ordinarily a considerable part of ...
Symbolic Layout for Bipolar and MOS VLSI
VLSI design requires design methodologies which are tailored to the implementation technology. Symbolic layout has been addressed in the past for MOS technology, while bipolar technology has largely been ignored. This paper describes a novel symbolic ...
Comments
Information & Contributors
Information
Published In
Sponsors
- ACM: Association for Computing Machinery
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE: Institute of Electrical and Electronics Engineers
- SHARE: SHARE
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Article
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 184Total Downloads
- Downloads (Last 12 months)24
- Downloads (Last 6 weeks)15
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in