Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
article
Free access

PASM: a reconfigurable parallel system for image processing

Published: 01 September 1984 Publication History

Abstract

PASM is a multifunction partitionable SIMD/MIMD system being designed at Purdue for parallel image understanding. It is to be a large-scale, dynamically reconfigurable multimicroprocessor system, which will incorporate over 1,000 complex processing elements. Parallel algorithm studies and simulations have been used to analyze application tasks in order to guide design decisions. A prototype of PASM is under construction (funded by an equipment grant from IBM), including 30 Motorola MC68010 processors, a multistage interconnection network, five disk drives, and connections to the Purdue Engineering Computer Network (for access to peripherals, terminals, software development tools, etc.). PASM is to serve as a vehicle for studying the use of parallelism for performing the numeric and symbolic processing needed for tasks such as computer vision. The PASM design concepts and prototype are overviewed and brief examples of parallel algorithms are given.

References

[1]
{AdS82} G. B. Adams III and H. J. Siegel, "The extra stage cube: A fault-tolerant interconnection network for supersystems," IEEE Trans. Computers, Vol. C-31, May 1982, pp. 443--454.
[2]
{AdS84} G. B. Adams III and H. J. Siegel, "Modifications to improve the fault tolerance of the extra stage cube interconnection network," 1984 Int'l. Conf. Parallel Processing, Aug. 1984, to appear.
[3]
{ArP76} R. Arnold and E. Page, "A hierarchical, restructurable multimicroprocessor architecture," 3rd Symp. Computer Architecture, Jan. 1976, pp. 40--45.
[4]
{Bar68} G. Barnes, et al., "The Illiac IV computer," IEEE Trans. Computers, Vol. C-17, Aug. 1968, pp. 746--757.
[5]
{Bat76} K. E. Batcher, "The flip network in STARAN," 1976 Int'l. Conf. Parallel Processing, Aug. 1976, pp. 65--71.
[6]
{Bat77} K. E. Batcher, "STARAN series E," 1977 Int'l. Conf. Parallel Processing, Aug. 1977, pp. 144--153.
[7]
{Bat82} K. E. Batcher, "Bit serial parallel processing systems," IEEE Trans. Computers, Vol. C-31, May 1982, pp. 337--384.
[8]
{Bou72} W. J. Bouknight, et al., "The Illiac IV system," Proc. IEEE, Vol. 60, Apr. 1972, pp. 369--388.
[9]
{Cra72} B. A. Crane, et al., "PEPE computer architecture," COMPCON 1972, Sept. 1972, pp. 57--60.
[10]
{DuH73} R. O. Duda and P. E. Hart, Pattern Classification and Scene Analysis, John Wiley and Sons, New York, NY, 1973.
[11]
{Fly66} M. J. Flynn, "Very high-speed computing systems," Proc. IEEE, Vol. 54, Dec. 1966, pp. 1901--1909.
[12]
{Fou81} T. J. Fountain, "CLIP4: progress report," in Languages and Architectures for Image Processing, M. J. B. Duff and S. Levialdi, editors, Academic Press, London, 1981, pp. 281--291.
[13]
{Fre61} H. Freeman, "Techniques for the digital computer analysis of chain-encoded arbitrary plane curves," Proc. NEC, Vol. 17, Oct. 1961, pp. 421--432.
[14]
{GoL73} L. R. Goke and G. J. Lipovski, "Banyan networks for partitioning multimicroprocessor systems," 1st Symp. Computer Architecture, Dec. 1973, pp. 21--28.
[15]
{GoG83} A. Gottlieb, R. Grishman, C. P. Kruskal, K. P. McAuliffe, L. Rudolph, and M. Snir, "The NYU Ultracomputer -- designing an MIMD shared memory parallel computer," IEEE Trans. Computers, Vol C-32, Feb. 1983, pp. 175--189.
[16]
{KaK79} S. I. Kartashev and S. P. Kartashev, "A multicomputer system with dynamic architecture," IEEE Trans. Computers, Vol. C-28, Oct. 1979, pp. 704--720.
[17]
{Law75} D. H. Lawrie, "Access and alignment of data in an array processor," IEEE Trans. Computers, Vol. C-24, Dec. 1975, pp. 1145--1155.
[18]
{MiK82} O. R. Mitchell, F. P. Grogan, and D. J. Charpentier, "A shape extraction and recognition system," Southcon 82, Mar. 1982, pp. 4/1:1--4/1:4.
[19]
{MiR81} O. R. Mitchell, A. P. Reeves, and K-S. Fu, "Shape and texture measurements for automated cartography," 1981 IEEE Computer Soc. Conf. Pattern Recognition and Image Processing, Aug. 1981, pp. 367.
[20]
{Nut77} G. J. Nutt, "Microprocessor implementation of a parallel processor," 4th Symp. Computer Architecture, Mar. t977, pp. 147--152.
[21]
{Pat81} J. H. Patel, "Performance of processor-memory interconnections for multiprocessors," IEEE Trans. Computers, Vol. C-30, Oct. 198l, pp. 771--780.
[22]
{Pea77} M. C. Pease, III, "The indirect binary n-cube microprocessor array," IEEE Trans. Computers, Vol. C-26, May 1977, pp. 458--473.
[23]
{SeU8O} M. C. Sejnowski, E. T. Upchurch, R. N. Kapur, D. P. S. Charlu, and G. J. Lipovski, "An overview of the Texas Reconfigurable Array Computer," AFIPS 1980 Nat'l. Computer Conf., June 1980, pp. 631--641.
[24]
{SiM81a} H. J. Siegel and R. J. McMillen, "Using the augmented data manipulator network in PASM," Computer, Vol. 14, Feb. 1981, pp. 25--33.
[25]
{SiM81b} H. J. Siegel and R. J. McMillen, "The multistage cube: a versatile interconnection network," Computer, Vol. 14, Dec. 1981, pp. 65--76.
[26]
{SiS81} H. J. Siegel, L. J. Siegel, F. C. Kemmerer, P. T. Mueller, Jr., H. E. Smalley, and S. D. Smith, "PASM: a partitionable SIMD/MIMD system for image processing and pattern recognition," IEEE Trans. Computers, Vol. C-30, Dec. 1981, pp. 934--947.
[27]
{Sie77} H. J. Siegel, "Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks," IEEE Trans. Computers, Vol. C-26, Feb. 1977, pp. 153--161.
[28]
{Sie79} H. J. Siegel, "A model of SIMD machines and a comparison of various interconnection networks," IEEE Trans. Computers, Vol. C-28, Dec. 1979, pp. 907--917.
[29]
{Sto80} H. S. Stone, "Parallel computers," in Introduction to Computer Architecture, 2nd edition, edited by H. S. Stone, Science Research Associates, Inc., Chicago, IL, 1980, pp. 363--425.
[30]
{SwF77} R. J. Swan, S. H. Fuller, and D. P. Siewiorek, "Cm*: a modular, multi-microprocessor," Nat'l. Computer Conf., June 1977, pp. 637--644.
[31]
{TuA83} D. L. Tuomenoksa, G. B. Adams III, H. J. Siegel, and O. R. Mitchell, "A parallel algorithm for contour extraction: advantages and architectural implications," 1983 IEEE Comp. Soc. Symp. Computer Vision and Pattern Recognition, June 1983. pp. 336--344.
[32]
{WuB72} W. A. Wulf and C. G. Bell. "Comp - a multiminiprocessor," Fall Joint Computer Conf., Dec. 1972, pp. 765--777.
[33]
{WuF80} C. L. Wu and T. Y. Feng, "On a class of multistage interconnection networks," IEEE Trans. Computers, Vol. C-29, Aug. 1980, pp. 694--702.

Cited By

View all
  1. PASM: a reconfigurable parallel system for image processing

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM SIGARCH Computer Architecture News
      ACM SIGARCH Computer Architecture News  Volume 12, Issue 4
      September 1984
      16 pages
      ISSN:0163-5964
      DOI:10.1145/859558
      Issue’s Table of Contents

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 01 September 1984
      Published in SIGARCH Volume 12, Issue 4

      Check for updates

      Qualifiers

      • Article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)33
      • Downloads (Last 6 weeks)7
      Reflects downloads up to 03 Oct 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2010)ChameleonACM Transactions on Architecture and Code Optimization10.1145/1736065.17360687:1(1-35)Online publication date: 7-May-2010
      • (2006)A Perspective on Parallel and Distributed ComputingInformatik10.1007/3-540-32743-6_9(197-220)Online publication date: 2006
      • (2005)POMP or how to design a massively parallel machine with small developmentsPARLE '91 Parallel Architectures and Languages Europe10.1007/BFb0035098(83-100)Online publication date: 23-Jun-2005
      • (1992)CONNECT—an architecture for a highly parallel system based on building blocksMicroprocessors & Microsystems10.1016/0141-9331(92)90074-416:2(67-79)Online publication date: 1-Feb-1992
      • (1991)POMP or How to design a massively parallel machine with small developmentsParle ’91 Parallel Architectures and Languages Europe10.1007/978-3-662-25209-3_7(83-100)Online publication date: 1991
      • (1989)SIMD architectures and algorithms for image processing and computer visionIEEE Transactions on Acoustics, Speech, and Signal Processing10.1109/29.4555837:12(2158-2174)Online publication date: Jan-1989
      • (1987)Large-scale parallel processing systemsMicroprocessors & Microsystems10.1016/0141-9331(87)90325-511:1(3-20)Online publication date: 1-Jan-1987
      • (1987)An introduction to the multistage cube family of interconnection networksThe Journal of Supercomputing10.1007/BF001386041:1(13-42)Online publication date: 1987
      • (1986)Adaptable Software for SupercomputersComputer10.1109/MC.1986.166314819:2(40-48)Online publication date: 1-Feb-1986

      View Options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Get Access

      Login options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media