Prediction of interconnect adjacency distribution: derivation, validation, and applications
Pages 99 - 106
Abstract
An analytical interconnect adjacency distribution model for random logic interconnect networks based on the Bernoulli probability distribution is derived. By definition, interconnect adjacency is the fractional length of an interconnect for which there is a neighboring interconnect at minimum spacing. Some possible applications of the interconnect adjacency distribution are statistical cross-talk analysis, interconnect yield prediction, and statistical interconnect reference circuit for more realistic capacitance estimation.The model uses only simple and readily available system parameters well known to designers. These are the wire-length distribution and the average channel utilization. Comparison to product data shows good agreement with the model.
References
[1]
W. E. Donath, "Statistical properties of the placement of a graph," SIAM Journal of Applied Mathematics, vol. 16, pp. 439--457, 1968.
[2]
P. Christie and D. Stroobandt, " The interpretation and application of Rent's rule," IEEE Transaction on VLSI Systems, vol. 8(6), pp. 639--648, Dec. 2000.
[3]
J. A. Davis, V. K. De and J. D. Meindl, "A stochastic wire-length distribution for gigascale integration (GSI): Part I: Derivation and validation," IEEE Transaction on Electron Devices, vol. 45, No. 3, pp. 580--589, March 1998.
[4]
Q. Chen, J. Davis, P. Zarkesh-Ha, and J. D. Meindl, "A compact physical via blockage model," IEEE Transaction on VLSI Systems, vol. 8(6), pp. 689--692, Dec. 2000.
[5]
D. Stroobandt and F. Kurdahi, " On the characterization of multi-terminal nets in electronic designs," The 8th Great Lakes Symposium on VLSI, pp. 344--350, March 1998.
[6]
P. Zarkesh-Ha, J. Davis, W. Loh, and J. D. Meindl, "Prediction of interconnect fanout distribution using Rent's rule," Proceedings of System Level Interconnect Prediction workshop, pp. 107--112, April 2001.
[7]
P. Zarkesh-Ha, K. Doniger, W. Loh, and P. Wright, "Prediction of interconnect pattern density distribution: derivation, validation, and applications," Proc. of System Level Interconnect Prediction workshop, pp. 85--91, April 2003.
[8]
P. Christie, J. P. Gyvez, "Pre-layout prediction of interconnect manufacturability", Proceedings. of System Level Interconnect Prediction workshop, pp. 167--173, April 2001.
[9]
A. B. Kahng, S. Mantik and D. Stroobandt, "Requirements for Models of Achievable Routing," Proc. ACM Intl. Symp. on Physical Design, pp. 4--11, April 2000.
Index Terms
- Prediction of interconnect adjacency distribution: derivation, validation, and applications
Recommendations
Prediction of interconnect pattern density distribution: derivation, validation, and applications
SLIP '03: Proceedings of the 2003 international workshop on System-level interconnect predictionA rigorous derivation of the interconnect pattern density distribution for random logic networks is presented using the Bernoulli probability distribution. The derived analytical model provides a statistical interconnect pattern density distribution for ...
Interconnect Slew Metric Using Nakagami-M Distribution
ICETET '08: Proceedings of the 2008 First International Conference on Emerging Trends in Engineering and TechnologySlew rate determines the ability of a device to handle the varying signals. Determination of the slew rate to a good proximity is thus essential for efficient design of high speed CMOS integrated circuits. This in turn reduces the output switching ...
Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs
SLIP '09: Proceedings of the 11th international workshop on System level interconnect predictionIndividual dies in 3D integrated circuits are connected using through-silicon-vias (TSVs). TSVs not only increase manufacturing cost, but also incur silicon area, delay, and power overhead. However, the effects of TSV overheads have not been studied ...
Comments
Information & Contributors
Information
Published In
February 2004
111 pages
Copyright © 2004 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 14 February 2004
Check for updates
Author Tags
Qualifiers
- Article
Conference
SLIP04: International Workshop on System Level Interconnect Prediction
February 14 - 15, 2004
Paris, France
Acceptance Rates
Overall Acceptance Rate 6 of 8 submissions, 75%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 269Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)0
Reflects downloads up to 09 Nov 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in