Article

Execution characteristics of SPEC CPU2000 benchmarks: Intel C++ vs. Microsoft VC++

Authors:

Swathi Tanjore Gurumani,

Aleksandar MilenkovicAuthors Info & Claims

ACMSE '04: Proceedings of the 42nd annual ACM Southeast Conference

Pages 261 - 266

https://doi.org/10.1145/986537.986599

Published: 02 April 2004 Publication History

Get Access

Abstract

Modern processors include features such as deep pipelining, multi-level cache hierarchy, branch predictors, out of order execution engine, and advanced floating point and multimedia units. To successfully exploit these features, architecture-aware compilers that can produce target-specific optimal codes for the applications are needed. Using the knowledge about the architectural features, the compilers can contribute to maximizing the application performance through effective pipeline scheduling, memory penalty minimization and path length reduction. A study of the execution characteristics for the binaries generated by the various compilers can provide insights about the effectiveness of the optimization options used in the compilers. The in-built performance monitoring hardware found in present day processors can be used to collect the performance metrics for the study of execution characteristics. In this paper, we compare the Intel C++ and Microsoft VC++ compilers by studying the execution characteristics of SPEC CPU 2000 benchmarks run on a Pentium IV processor. The benchmarks were compiled with identical optimization switches in both compilers and the performance metrics were collected using Intel's VTune Performance Analyzer. The analyses of results showed that the Intel C++ compiler performed better than VC++ for all considered applications and significantly better for computer visualization and graphical applications.

References

[1]

Talla, D., and John, L. K. Execution Characteristics of Multimedia Applications on a Pentium II Processor. In Proceedings of the IEEE International Conference on Performance, Computing and Communications, (IPCC '00), (February 20--22, 2000), 516--524.

Crossref

Google Scholar

[2]

Mehis, A., Ali, R., and Radhakrishnan, R. Using Processor-Specific Optimizations to Maximize Performance on Dell Servers, Technical Article on PowerSolutions, August 2002. www.dell.com/powersolutions

Google Scholar

[3]

Milenkovic, M., Milenkovic, A., and Kulick, J. Microbenchmarks For Determining Branch Predictor Organization. To appear in Software Practice and Experience, Vol. 34, 2004.

Digital Library

Google Scholar

[4]

Intel VTune Performance Analyzer, www.intel.com/software/products/vtune/

Google Scholar

[5]

Stewart, K. E., and White, S. W. The Effects of Compiler Options on Application Performance. In Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, (ICCD '94), (Oct 10--12, 1994), 340--343.

Digital Library

Google Scholar

[6]

Bhandarkar, D., and Ding, J. Performance Characterization of the Pentium Pro Processor. In Proceedings of the IEEE Third International Symposium on High Performance Computer Architecture, (Feb 1--5, 1997), 288--297.

Digital Library

Google Scholar

[7]

Hennessy, J., and Paterson, D. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Mateo, CA, 2003.

Digital Library

Google Scholar

[8]

Sprunt, B. Pentium 4 Performance-Monitoring Features. In Proceedings of IEEE Micro, Vol: 22, Issue: 4, (July - August 2002), 72--82.

Digital Library

Google Scholar

[9]

MSDN Help for Microsoft VC++ Compiler

Google Scholar

[10]

Intel C++ Compiler User Guide, www.intel.com/software/products/compilers/techtopics/ccug. htm

Google Scholar

[11]

SPEC CPU2000 Benchmark suite, http://www.spec.org/cpu2000/

Google Scholar

Cited By

View all

Hebbar S R RPonugoti MMilenkovic A(2019)Battle of Compilers: An Experimental Evaluation Using SPEC CPU20172019 SoutheastCon10.1109/SoutheastCon42311.2019.9020474(1-8)Online publication date: Apr-2019
https://doi.org/10.1109/SoutheastCon42311.2019.9020474
Marowka A(2011)On Performance Analysis of a Multithreaded Application Parallelized by Different Programming Models Using Intel VTuneParallel Computing Technologies10.1007/978-3-642-23178-0_28(317-331)Online publication date: 2011
https://doi.org/10.1007/978-3-642-23178-0_28
Jayaseelan RBhowmik AJu RJones AYuan X(2010)Investigating the impact of code generation on performance characteristics of integer programsProceedings of the 2010 Workshop on Interaction between Compilers and Computer Architecture10.1145/1739025.1739031(1-8)Online publication date: 13-Mar-2010
https://dl.acm.org/doi/10.1145/1739025.1739031
Show More Cited By

Recommendations

Comparative characterization of SPEC CPU2000 and CPU2006 on Itanium® architecture
SIGMETRICS '07 Conference Proceedings

Recently SPEC1 released the next generation of its CPU benchmark, widely used by compiler writers and architects for measuring processor performance. This calls for characterization of the applications in SPEC CPU2006 to guide the design of future ...
Comparative characterization of SPEC CPU2000 and CPU2006 on Itanium® architecture
SIGMETRICS '07: Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems

Recently SPEC1 released the next generation of its CPU benchmark, widely used by compiler writers and architects for measuring processor performance. This calls for characterization of the applications in SPEC CPU2006 to guide the design of future ...
Reducing misspeculation overhead for module-level speculative execution
CF '05: Proceedings of the 2nd conference on Computing frontiers

Thread-level speculative execution is a technique that makes it possible for a wider range of single-threaded applications to make use of the processing resources in a chip multiprocessor.We consider module-level speculation, i.e., speculative threads ...

Comments

Information & Contributors

Information

Published In

ACMSE '04: Proceedings of the 42nd annual ACM Southeast Conference

April 2004

485 pages

ISBN:1581138709

DOI:10.1145/986537

General Chair:
Seong-Moo Yoo
The University of Alabama in Huntsville, Huntsville, AL
,
Program Chair:
Letha Hughes Etzkorn
The University of Alabama in Huntsville, Huntsville, AL

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 April 2004

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ACM SE04

Sponsor:

ACM SE04: ACM Southeast Regional Conference 2004

April 2 - 3, 2004

Alabama, Huntsville

Acceptance Rates

Overall Acceptance Rate 502 of 1,023 submissions, 49%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
936
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Hebbar S R RPonugoti MMilenkovic A(2019)Battle of Compilers: An Experimental Evaluation Using SPEC CPU20172019 SoutheastCon10.1109/SoutheastCon42311.2019.9020474(1-8)Online publication date: Apr-2019
https://doi.org/10.1109/SoutheastCon42311.2019.9020474
Marowka A(2011)On Performance Analysis of a Multithreaded Application Parallelized by Different Programming Models Using Intel VTuneParallel Computing Technologies10.1007/978-3-642-23178-0_28(317-331)Online publication date: 2011
https://doi.org/10.1007/978-3-642-23178-0_28
Jayaseelan RBhowmik AJu RJones AYuan X(2010)Investigating the impact of code generation on performance characteristics of integer programsProceedings of the 2010 Workshop on Interaction between Compilers and Computer Architecture10.1145/1739025.1739031(1-8)Online publication date: 13-Mar-2010
https://dl.acm.org/doi/10.1145/1739025.1739031
Lee KBenaissa ZRodriguez JLiblit BRountev A(2008)A dynamic tool for finding redundant computations in native codeProceedings of the 2008 international workshop on dynamic analysis: held in conjunction with the ACM SIGSOFT International Symposium on Software Testing and Analysis (ISSTA 2008)10.1145/1401827.1401831(15-21)Online publication date: 21-Jul-2008
https://dl.acm.org/doi/10.1145/1401827.1401831
Murphy RKogge P(2007)On the Memory Access Patterns of Supercomputer ApplicationsIEEE Transactions on Computers10.1109/TC.2007.103956:7(937-945)Online publication date: 1-Jul-2007
https://dl.acm.org/doi/10.1109/TC.2007.1039
Murphy R(2007)On the Effects of Memory Latency and Bandwidth on Supercomputer Application PerformanceProceedings of the 2007 IEEE 10th International Symposium on Workload Characterization10.1109/IISWC.2007.4362179(35-43)Online publication date: 27-Sep-2007
https://dl.acm.org/doi/10.1109/IISWC.2007.4362179
Wright DHuang SPierce RStamey J(2006)Research ethics and computer scienceProceedings of the 24th annual ACM international conference on Design of communication10.1145/1166324.1166369(196-201)Online publication date: 18-Oct-2006
https://dl.acm.org/doi/10.1145/1166324.1166369
Murphy RRodrigues AKogge PUnderwood KArvind Rudolph L(2005)The implications of working set analysis on supercomputing memory hierarchy designProceedings of the 19th annual international conference on Supercomputing10.1145/1088149.1088193(332-340)Online publication date: 20-Jun-2005
https://dl.acm.org/doi/10.1145/1088149.1088193

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Comparative characterization of SPEC CPU2000 and CPU2006 on Itanium® architecture

Comparative characterization of SPEC CPU2000 and CPU2006 on Itanium® architecture

Reducing misspeculation overhead for module-level speculative execution

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Recommendations

Comparative characterization of SPEC CPU2000 and CPU2006 on Itanium® architecture

Comparative characterization of SPEC CPU2000 and CPU2006 on Itanium® architecture

Reducing misspeculation overhead for module-level speculative execution

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations