Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to content
View patrickerich's full-sized avatar

Block or report patrickerich

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ibex ibex Public

    Forked from lowRISC/ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog

  2. ibex_super_system ibex_super_system Public

    Forked from GregAC/ibex_super_system

    Ibex super system example with UART included

    SystemVerilog

  3. blinky blinky Public

    Forked from fusesoc/blinky

    Example LED blinking project for your FPGA dev board of choice

    Tcl

  4. edalize edalize Public

    Forked from olofk/edalize

    An abstraction library for interfacing EDA tools

    Python

  5. verilator verilator Public

    Forked from verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    C++

  6. opentitan opentitan Public

    Forked from lowRISC/opentitan

    OpenTitan: Open source silicon root of trust

    SystemVerilog