A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )
Um pequeno processador RISC-V de 32 bits desenvolvido com a linguagem de descrição VHDL.
An 8-bit processor in VHDL based on a simple instruction set
EDRICO (Educational DHBW RISC-V Core) is a small 32-bit RISC-V core implementing the Integer base architecture and Zicsr extension. It was developed as part of a students project at the DHBW Ravensburg by Noah Wölki and Levi Bohnacker. Future developments (outside of the scope of DHBW Ravensburg) are planned to add further ISA extensions and imp…
Course assignments of COL216:- Computer Architecture course at IIT Delhi under Professor Kolin Paul
Códigos e imagens de simulação de circuitos lógicos desenvolvidos em aula
Simulation of Designs of Basic Computer & Processor Architecture(4-bit MIPS CPU, Floating Point Adder) in Logisim as assignments of Computer Architecture Sessional course of CSE 306 of CSE, BUET
Course repository for Computer Architecture, IIT Delhi 2021-22
Add a description, image, and links to the processor-design topic page so that developers can more easily learn about it.
To associate your repository with the processor-design topic, visit your repo's landing page and select "manage topics."