Traces, schematics, and general infos about custom chips reverse-engineered from silicon
-
Updated
Feb 6, 2025 - Verilog
Traces, schematics, and general infos about custom chips reverse-engineered from silicon
Logic cell info for gate array and standard cell ASIC reverse-engineering
A program that allows the filtering of standard cell libraries by the transistor stack
pyLEX - SPICE STD-CELL ARCS EXTRACTOR (but in Python)
Add a description, image, and links to the standard-cell topic page so that developers can more easily learn about it.
To associate your repository with the standard-cell topic, visit your repo's landing page and select "manage topics."