Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to content
#

university-course

Star

Here are 1,112 public repositories matching this topic...

Language: All
Filter by language
All 1,112 Java 169 Python 127 C++ 125 Jupyter Notebook 97 C 77 HTML 67 JavaScript 53 TeX 47 C# 43 R 23
Sort: Most stars
Sort options
Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated
HaDes-V

tscheipel / HaDes-V

Star 32

HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.

processor-architecture pipelines riscv vivado systemverilog computer-architecture gtkwave system-verilog university-course risc-v c-programming rv32i open-education verilator open-educational-resources processor-design assembly-programming hardware-software-codesign microcontroller-design
  • Updated Dec 18, 2024
  • SystemVerilog

Improve this page

Add a description, image, and links to the university-course topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the university-course topic, visit your repo's landing page and select "manage topics."

Learn more