Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
×
We present two memory-, process- and power-efficient algorithmic transformations for the Viterbi Algorithm (VA). The first performs in-place computations ...
Convolutional encoding, together with Viterbi. Decoding, improves performance on noisy channels. Many satellite, PCS, DSL and wireline modem standards.
Low complexity channel coding and asymptotics of viterbi encoded trellis coded quantization · Reduced complexity decoding algorithms for low-density parity check ...
People also ask
A Low-Complexity, Reduced-Power Viterbi AlgorithmP.K. Singh and S. Jayasimha Signion Systems Ltd.20, Rockdale Compound, SomajigudaHyderabad 500 082, ...
This paper discusses a number of coding techniques for future satellite communication; they include Reed-Solomon error decoding for message blocks, ...
The proposed algorithm achieves a performance close to the Viterbi algorithm, but with less complexity. The performance of the proposed algorithm is ...
1998. TLDR. This paper investigates the low power implementation issues of the Soft-Output Viterbi algorithm ... lower power consumption because of reduced ...
Ranpara and D. S. Ha, “A low-power Viterbi decoder design for wireless commu- nications applications,” IEEE Intl. Conf. Proceedings ASIC/SOC, pp. 377 – 381 ...
The results show that 70%, of the computational complexity is reduced for 2×2, we will reduce the complexity for ... reduce the power consumption using specific.
In order to reduce the DSP calculation and complexity, Gn is defined as signed antipodal values, meaning that 0 corresponds to +1 and 1 corresponds to –1. With ...