Abstract
2-bit error correction for random errors in memory cells is of growing importance. Instead of the 1-bit error correcting and 2-bit error detecting Hsiao-code a 2-bit error correcting BCH-code can be used with the disadvantage that for the maximal code length of \(2^m - 1\) the number of necessary check bits is \(2 \cdot m\). Compared to the needed m check bits for the commonly implemented Hsiao-code the number of check bits is doubled and the necessary overhead for error correction is relatively high. To reduce this overhead it is of interest to determine 2-bit error correcting codes with maximal length for a given number of check bits.
In this paper it is shown for the first time that the code length of a 2-bit error correcting BCH-code cannot be enlarged by adding a further column to its H-matrix. (The proof is based on the fact that a 2-bit error correcting BCH code is quasi-perfect.) A similar result is also true for a 2-bit error correcting and 3-bit error detecting BCH-code with included parity.
For up to 8 check bits H-matrices for codes with maximal code length are determined. For larger numbers of check bits H-matrices with almost optimal code length are determined by a new algorithm of computer search, based on detailed properties of the columns of the corresponding H-matrices in there separated form.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Gorenstein, D., Peterson, W., Zierler, N.: Two-error-correcting Bose-Chaudhuri codes are quasi-perfect. Inf. Control 3, 291–294 (1960)
Lin, S., Costello Jr., D.J.: Error Control Coding: Fundamentals and Applications, p. 221 (1983)
Wicker, S.B.: Error Control Systems for Digital Communication and Storage, p. 203 (1995)
Peterson, W.W., Weldon Jr., E.J.: Error-Correcting Codes, 2nd edn., p. 289 (1972)
Lin, S., Costello, D.: Error Control Coding. Prentice Hall (1983)
Neale, A.: Design and analysis of an adjacent multibit error correcting code for nanocale SRAMs. PH-thesis, Waterloo, Ontario, Canada (2014)
Neale, A., Jonkmman, M., Sanchev, M.: Adjacent MBU tolerant SEC-DEC-TAEC-yAED codes for embedded SRAMS. IEEE Trans. Circuit Syst. 62, 387 (2015)
Li, J., Reviriego, P., et al.: Low delay single error correction and double adjacent error correction (SEC-DAEC) codes. Microelectron. Reliab. 97, 31–37 (2019)
Rahul, K., Yacheareni, S.: Deterministic algorithm to generate SEC-DED-DAEC H-matrix for SRAMS in FPGAs for reliable space applications. In: ICCCs (2020)
Tripathi, S., Jana, J., Samanta, J., Raj, A., Ranjan, D., Singh, M.P.: Design and evaluation of neale-based multi-bit adjacent error-correcting codec for SRAM. In: Kundu, S., Acharya, U.S., De, C.K., Mukherjee, S. (eds.) Proceedings of the 2nd International Conference on Communication, Devices and Computing. LNEE, vol. 602, pp. 259–268. Springer, Singapore (2020). https://doi.org/10.1007/978-981-15-0829-5_26
Saiz-Adalid, L., Gil, P., et al.: Ultrafast error correction codes for double error detection/correction. In: Proceedings of the 12th European Dependable Computing Conference, p. 108 (2016)
Acknowledgements
The authors would like to thank the anonymous reviewers for their helpful contributions.
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2024 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Behrens, A.B., Goessel, M. (2024). Determination of Optimal H-Matrices for 2-Bit Error Correcting Codes. In: Fey, D., Stabernack, B., Lankes, S., Pacher, M., Pionteck, T. (eds) Architecture of Computing Systems. ARCS 2024. Lecture Notes in Computer Science, vol 14842. Springer, Cham. https://doi.org/10.1007/978-3-031-66146-4_23
Download citation
DOI: https://doi.org/10.1007/978-3-031-66146-4_23
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-66145-7
Online ISBN: 978-3-031-66146-4
eBook Packages: Computer ScienceComputer Science (R0)