This paper surveys the most promising low-power and energy-efficient asynchronous design
techniques that can lead to substantial advantages over synchronous counterparts. Our
discussions cover macro-architectural, micro-architectural, and circuit-level differences
between asynchronous and synchronous implementations in a wide range of designs,
applications, and domains including microprocessors, application specific designs, and
networks on chip.