poster

HERQULES: system level cross-layer design exploration for efficient energy-quality trade-offs

Authors:

Georgios Karakonstantis,

Georgios Panagopoulos,

Kaushik RoyAuthors Info & Claims

ISLPED '10: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

Pages 117 - 122

https://doi.org/10.1145/1840845.1840871

Published: 18 August 2010 Publication History

Get Access

Abstract

In this paper, we present a unique cross-layer design framework that allows systematic exploration of the energy-delay-quality trade-offs at the algorithm, architecture and circuit level of design abstraction for each block of a system. In addition, taking into consideration the interactions between different sub-blocks of a system, it identifies the design solutions that can ensure the least energy at the "right amount of quality" for each sub-block/system under user quality/delay constraints. This is achieved by deriving sensitivity based design criteria, the balancing of which form the quantitative relations that can be used early in the system design process to evaluate the energy efficiency of various design options. The proposed framework when applied to the exploration of energy-quality design space of the main blocks of a digital camera and a wireless receiver, achieves 58% and 33% energy savings under 41% and 20% error increase, respectively.

References

[1]

J. Rabaey et al., "Digital Integrated Circuits", Prentice Hall, 2002

Google Scholar

[2]

V. Zyuban, et al., "Unified methodology for resolving power performance tradeoffs at the microarchitectural and circuit levels", IEEE ISLPED, 2002.

Digital Library

Google Scholar

[3]

H. Q. Dao et al., "Energy optimization of pipelined digital systems using circuit sizing and supply scaling", IEEE TVLSI, 2006.

Digital Library

Google Scholar

[4]

D. Marcovic, et al., "Methods for True Energy-Performance Optimization", IEEE JSSC, 2004.

Google Scholar

[5]

A. Chandrakasan, "Low Power CMOS Digital Design", Springer, 1995.

Google Scholar

[6]

G. Karakonstantis, et al., "Design methodology to trade-off power, output quality and error resiliency: application to color interpolation filtering", IEEE ICCAD, 2007.

Digital Library

Google Scholar

[7]

N. Banerjee et al., "Low Power Variation Tolerant DCT Architecture", IEEE DATE, 2007.

Google Scholar

[8]

B. Shim,et al., "Reliable low-power digital signal processing via reduced precision redundancy", IEEE TVLSI, 2004.

Digital Library

Google Scholar

[9]

A. Sinha et al., "Energy Scalable System Design", IEEE TVLSI, 2002.

Digital Library

Google Scholar

[10]

M. Nisar,et al. "Adaptive Signal Scaling Driven Critical Path Modulation for Low Power Baseband OFDM Processors", IEEE VLSID, 2008.

Digital Library

Google Scholar

[11]

E. Chong, et al., "An Introduction to Optimization", Wiley 2008.

Google Scholar

[12]

Design Compiler, www.synopsys.com, ARMLIBS 90nm, www.arm.com.

Google Scholar

[13]

Digital Camera Module, www.terasic.com.

Google Scholar

Cited By

View all

Tompazi SKarakonstantis G(2023)Microarchitecture-Aware Timing Error Prediction via Deep Neural Networks2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS59296.2023.10224868(1-8)Online publication date: 3-Jul-2023
https://doi.org/10.1109/IOLTS59296.2023.10224868
Dash SLuo YLu AYu SMukhopadhyay S(2022)Robust Processing-In-Memory With Multibit ReRAM Using Hessian-Driven Mixed-Precision ComputationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.307840841:4(1006-1019)Online publication date: Apr-2022
https://doi.org/10.1109/TCAD.2021.3078408
Minhas ULee JMukhanov LKarakonstantis GVandierendonck HWoods R(2022)Increased Leverage of Transprecision Computing for Machine Vision Applications at the EdgeJournal of Signal Processing Systems10.1007/s11265-022-01784-194:10(1101-1118)Online publication date: 30-Jun-2022
https://doi.org/10.1007/s11265-022-01784-1
Show More Cited By

Index Terms

HERQULES: system level cross-layer design exploration for efficient energy-quality trade-offs
1. Hardware
  1. Very large scale integration design
    1. VLSI system specification and constraints

Recommendations

Voltage-Clock Scaling for Low Energy Consumption in Fixed-Priority Real-Time Systems

Power and energy constraints are becoming increasingly prevalent in real-time embedded systems. Voltage-scaling is a promising technique to reduce energy and power consumption: clock speed tends to decrease linearly with supply voltage while power ...
ITAP: Idle-Time-Aware Power Management for GPU Execution Units

Graphics Processing Units (GPUs) are widely used as the accelerator of choice for applications with massively data-parallel tasks. However, recent studies show that GPUs suffer heavily from resource underutilization, which, combined with their large ...
Experimental Testing of a Hybrid Power Plant for a Dirigible UAV

Dirigibles have the ability to take off and land vertically, hover and maintain lift without consuming energy, and can be easily deflated for packaging and transportation. As such, dirigibles are well suited for surveillance and surveyance missions such ...

Comments

Information & Contributors

Information

Published In

ISLPED '10: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

August 2010

458 pages

ISBN:9781450301466

DOI:10.1145/1840845

General Chairs:
Vojin Oklobdzija
University of Texas, Dallas
,
Barry Pangle
Mentor Graphics
,
Naehyuck Chang
Seoul National University
,
Program Chairs:
Naresh Shanbhag
University of Illinois at Urbana-Champaign
,
Chris H. Kim
University of Minnesota

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

IEEE CAS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 August 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Poster

Conference

ISLPED'10

Sponsor:

SIGDA

ISLPED'10: International Symposium on Low Power Electronics and Design

August 18 - 20, 2010

Texas, Austin, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Upcoming Conference

ISLPED '24

Sponsor:
sigda

ACM/IEEE International Symposium on Low Power Electronics and Design

August 5 - 7, 2024

Newport Beach , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

14
Total Citations
View Citations
152
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 27 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Tompazi SKarakonstantis G(2023)Microarchitecture-Aware Timing Error Prediction via Deep Neural Networks2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS59296.2023.10224868(1-8)Online publication date: 3-Jul-2023
https://doi.org/10.1109/IOLTS59296.2023.10224868
Dash SLuo YLu AYu SMukhopadhyay S(2022)Robust Processing-In-Memory With Multibit ReRAM Using Hessian-Driven Mixed-Precision ComputationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.307840841:4(1006-1019)Online publication date: Apr-2022
https://doi.org/10.1109/TCAD.2021.3078408
Minhas ULee JMukhanov LKarakonstantis GVandierendonck HWoods R(2022)Increased Leverage of Transprecision Computing for Machine Vision Applications at the EdgeJournal of Signal Processing Systems10.1007/s11265-022-01784-194:10(1101-1118)Online publication date: 30-Jun-2022
https://doi.org/10.1007/s11265-022-01784-1
Raha ARaghunathan V(2018)Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera SystemIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2018.286426926:12(2884-2897)Online publication date: Dec-2018
https://doi.org/10.1109/TVLSI.2018.2864269
Tsiokanos IMukhanov LNikolopoulos DKarakonstantis G(2018)Minimization of Timing Failures in Pipelined Designs via Path Shaping and Operand Truncation2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)10.1109/IOLTS.2018.8474084(171-176)Online publication date: Jul-2018
https://doi.org/10.1109/IOLTS.2018.8474084
Raha ARaghunathan V(2018)Approximate Systems: Synergistically Approximating Sensing, Computing, Memory, and Communication Subsystems for Energy EfficiencyApproximate Circuits10.1007/978-3-319-99322-5_17(349-368)Online publication date: 6-Dec-2018
https://doi.org/10.1007/978-3-319-99322-5_17
Liu CYang XQiao FQi Wei Yang H(2015)Design methodology for approximate accumulator based on statistical error modelThe 20th Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2015.7059011(237-242)Online publication date: Jan-2015
https://doi.org/10.1109/ASPDAC.2015.7059011
Gimmler-Dumont CWehn N(2014)A Cross-Layer Reliability Design Methodology for Efficient, Dependable Wireless ReceiversACM Transactions on Embedded Computing Systems10.1145/258466613:4s(1-29)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1145/2584666
Abdallah RShanbhag N(2014)Reducing Energy at the Minimum Energy Operating Point Via Statistical Error CompensationIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2013.227183822:6(1328-1337)Online publication date: Jun-2014
https://doi.org/10.1109/TVLSI.2013.2271838
Palem KLingamneni A(2013)Ten Years of Building Broken ChipsACM Transactions on Embedded Computing Systems10.1145/2465787.246578912:2s(1-23)Online publication date: 1-May-2013
https://dl.acm.org/doi/10.1145/2465787.2465789
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Voltage-Clock Scaling for Low Energy Consumption in Fixed-Priority Real-Time Systems

ITAP: Idle-Time-Aware Power Management for GPU Execution Units

Experimental Testing of a Hybrid Power Plant for a Dirigible UAV