Compuertas PDF

1
Selection Information FAST/LS TTL Circuit Characteristics Design Considerations, Testing and Applications Assistance Form FAST Data Sheets
FAST AND LS TTL
LS Data Sheets Reliability Data Package Information Including Surface Mount
Selection Information FAST/LS TTL Circuit Characteristics Design Considerations, Testing and Applications Assistance Form FAST Data Sheets
FAST AND LS TTL
LS Data Sheets Reliability Data Package Information Including Surface Mount
DATA CLASSIFICATION
Product Preview
This heading on a data sheet
DATA CLASSIFICATION
Product Preview
This heading on a data sheet indicates that the device is in the formative stages or in design (under development). This disclaimer at the bottom of the first page reads: This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
Advance Information
This heading on a data sheet indicates that the device is in sampling, preproduction, or first production stages. The disclaimer at the bottom of the first page reads: This document contains information on a new product. Specifications and information herein are subject to change without notice.
Fully Released
A fully released data sheet contains neither a classification heading nor a disclaimer at the bottom of the first page. This document contains information on a product in full production. Guaranteed limits will not be changed without written notice to your local Motorola Semiconductor Sales Office.
FAST AND LS TTL DATA
FAST AND LS TTL
Low Power Schottky (LSTTL) has become the industry standard logic in recent years, replacing the original 7400 TTL with lower power and higher speeds. In addition to offering the standard LS TTL circuits, Motorola offers the FAST Schottky and TTL family. Complete specifications for each of these families are provided in data sheet form. Functional selector guides not only provide an overview of already introduced devices but planned introduction dates of new products. Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters can and do vary in different applications. All operating parameters, including Typicals must be validated for each customer application by customers technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. Fifth Edition First Printing Motorola Inc., 1992 Previous Edition Q1/1989 All Rights Reserved
MOSAIC and SOIC are trademarks of Motorola Inc. FAST is a trademark of National Semiconductor Corporation.
CONTENTS
Page INDEX OF DEVICES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii CHAPTER 1 SELECTION INFORMATION, FAST/LS TTL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 CHAPTER 2 CIRCUIT CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Family Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . FAST TTL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . LS TTL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Circuit Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AC Switching Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . LS/FAST ESD Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . CHAPTER 3 DESIGN CONSIDERATIONS, TESTING AND APPLICATIONS ASSISTANCE FORM . . . . . . . . DESIGN CONSIDERATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Selecting TTL Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Noise Immunity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Fan-In and Fan-Out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Wired-OR Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Unused Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Line Driving . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output Rise and Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Interconnection Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . DEFINITION OF SYMBOLS AND TERMS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AC Switching Parameters and Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TESTING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . DC Test Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AC Test Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . APPLICATIONS ASSISTANCE FORM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 2-2 2-2 2-2 2-2 2-3 2-3 2-4 2-4 2-5 2-6 3-1 3-2 3-2 3-2 3-2 3-3 3-4 3-4 3-4 3-5 3-5 3-5 3-6 3-7 3-7 3-7 3-8 3-10 3-10 3-11 3-13
CHAPTER 4 FAST DATA SHEETS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1 CHAPTER 5 LS DATA SHEETS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1 CHAPTER 6 RELIABILITY DATA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-1 The Better Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-2 RAP Reliability Audit Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-2 CHAPTER 7 PACKAGE INFORMATION INCLUDING SURFACE MOUNT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-1
FAST AND LS TTL DATA i
Device MC54/74F00 MC54/74F02 MC54/74F04 MC54/74F08 MC54/74F10 MC54/74F11 MC54/74F13 MC54/74F14 MC54/74F20 MC54/74F21 MC54/74F32 MC74F37 MC74F38 MC74F40 MC54/74F51 MC54/74F64 MC54/74F74 MC54/74F85 MC54/74F86 MC54/74F109 MC74F112 MC54/74F125 MC54/74F126 MC54/74F132 MC54/74F138 MC54/74F139 MC54/74F148 MC54/74F151 MC54/74F153 MC74F157A MC74F158A MC74F160A MC74F161A MC74F162A MC74F163A MC54/74F164 MC54/74F168 MC54/74F169 MC54/74F174 MC54/74F175 MC54/74F181 MC54/74F182 MC74F194 MC74F195 MC54/74F240 MC54/74F241 MC54/74F242 MC54/74F243 MC54/74F244 MC54/74F245
Description Quad 2-Input NAND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NOR Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Inverter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input AND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Triple 3-Input NAND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Triple 3-Input AND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input NAND Schmitt Trigger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Inverter Schmitt Trigger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input NAND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input AND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input OR Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NAND Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NAND Buffer OC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input NAND Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Wide 2/3 Input AND/OR/INVERT Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-2-3-2 Input AND/OR/INVERT Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual D Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Magnitude Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Exclusive/OR Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual J-K Flip-Flop w/Preset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual J-K Negative Edge-Triggered Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Buffer, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Buffer, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NAND Schmitt Trigger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-of-8 Decoder/Demultiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 1-of-4 Decoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Line to 3-Line Priority Encoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Synchronous Presettable BCD Decade Counter (Asynchronous Master Reset) . . . . . . . . Synchronous Presettable Binary Counter (Asynchronous Master Reset) . . . . . . . . . . . . . . Synchronous Presettable BCD Decade Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Synchronous Presettable Binary Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Serial-In, Parallel-Out Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Up/Down Decade Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Up/Down Binary Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex D Flip-Flop, Master Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad D Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Look Ahead Carry Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Universal Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Parallel Access Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Buffer/Line Driver/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Buffer/Line Driver/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Bus Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Buffer/Line Driver/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bidirectional Transceiver/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4-2 4-4 4-6 4-8 4-10 4-12 4-14 4-14 4-17 4-19 4-21 4-23 4-25 4-27 4-29 4-31 4-33 4-36 4-40 4-42 4-45 4-48 4-48 4-51 4-53 4-56 4-59 4-62 4-64 4-67 4-69 4-71 4-75 4-71 4-75 4-79 4-82 4-82 4-86 4-89 4-92 4-97 4-101 4-104 4-108 4-108 4-112 4-112 4-108 4-115
FAST AND LS TTL DATA ii
Device MC54/74F251 MC54/74F253 MC54/74F256 MC74F257A MC74F258A MC54/74F259 MC74F269 MC54/74F280 MC54/74F283 MC74F299 MC74F323 MC54/74F350 MC54/74F352 MC54/74F353 MC54/74F365 MC54/74F366 MC54/74F367 MC54/74F368 MC54/74F373 MC54/74F374 MC74F377 MC54/74F378 MC54/74F379 MC54/74F381 MC54/74F382 MC54/74F398 MC54/74F399 MC54/74F521 MC54/74F533 MC54/74F534 MC54/74F537 MC54/74F538 MC54/74F539 MC74F543 MC74F544 MC54/74F568 MC54/74F569 MC74F574 MC74F579 MC74F620 MC74F623 MC74F640 MC54/74F646 MC54/74F648 MC74F657A MC74F657B MC74F779 MC74F803 MC54/74F827 MC54/74F828
Description 8-Input Multiplexer/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input Multiplexer/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Bit Addressable Latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer, Non-Inverting 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer, Inverting 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Addressable Latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Bidirectional Binary Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-Bit Parity Generator/Checker . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Full Adder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Universal Shift/Storage Register with Common Parallel I/O Pins . . . . . . . . . . . . . . . . . 8-Input Shift/Storage Register with Synchronous Reset and Common I/O Pins . . . . . . . . . 4-Bit Shifter/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input Multiplexer/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Buffer, Non-Inverting, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Buffer, Inverting, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Buffer, 2/4 Bit, Non-Inverting, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Buffer, 2/4 Bit, Inverting, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Transparent Latch/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal D Flip-Flop/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal D Flip-Flop with Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Parallel D Register, Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Parallel Register, Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Port Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Port Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Transparent Latch/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal D Flip-Flop/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-of-10 Decoder with 3-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-of-8 Decoder with 3-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 1-of-4 Decoder with 3-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Registered Transceiver, Non-Inverting, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Registered Transceiver, Inverting, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Decade Up/Down Counter/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Binary Up/Down Counter/3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal D-Type Flip-Flop with 3-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Bidirectional Binary Counter (3-State) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bus Transceiver with 3-State Outputs (Inverting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bus Transceiver with 3-State Outputs (Non-Inverting) . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bus Transceiver Inverting with 3-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Transceiver/Register with 3-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Transceiver/Register with 3-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker, 3-State . . . . . . . . . . . Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker, 3-State . . . . . . . . . . . 8-Bit Bidirectional Binary Counter (3-State) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Clock Driver, Quad D-Type Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-Bit Buffer, Line Driver, Non-Inverting, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-Bit Buffer, Line Driver, Inverting, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4-117 4-120 4-123 4-127 4-130 4-133 4-138 4-143 4-146 4-150 4-154 4-157 4-161 4-164 4-167 4-167 4-169 4-169 4-171 4-174 4-177 4-180 4-183 4-186 4-191 4-196 4-199 4-202 4-205 4-207 4-210 4-213 4-216 4-219 4-223 4-227 4-227 4-233 4-236 4-240 4-240 4-245 4-248 4-248 4-254 4-254 4-259 4-263 4-266 4-266
FAST AND LS TTL DATA iii
Device MC74F1245 MC74F1803 MC74F3893A SN54/74LS00 SN54/74LS01 SN54/74LS02 SN54/74LS03 SN54/74LS04 SN54/74LS05 SN54/74LS08 SN54/74LS09 SN54/74LS10 SN54/74LS11 SN54/74LS12 SN54/74LS13 SN54/74LS14 SN54/74LS15 SN54/74LS20 SN54/74LS21 SN54/74LS22 SN54/74LS26 SN54/74LS27 SN54/74LS28 SN54/74LS30 SN54/74LS32 SN54/74LS33 SN54/74LS37 SN54/74LS38 SN54/74LS40 SN54/74LS42 SN54/74LS47 SN54/74LS48 SN54/74LS51 SN54/74LS54 SN54/74LS55 SN54/74LS73A SN54/74LS74A SN54/74LS75 SN54/74LS76A SN54/74LS77 SN54/74LS83A SN54/74LS85 SN54/74LS86 SN54/74LS90 SN54/74LS92 SN54/74LS93 SN54/74LS95B SN54/74LS107A SN54/74LS109A SN54/74LS112A
Description Octal Bidirectional Transceiver with 3-State Inputs/Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . Clock Driver (Quad D-Type Flip-Flop) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Futurebus Backplane Transceiver (3-State and Open Collector) . . . . . . . . . . . . . . . . Quad 2-Input NAND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NAND Gate, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NOR Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NAND Gate, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Inverter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Inverter, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input AND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input AND Gate, Open Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Triple 3-Input NAND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Triple 3-Input AND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Triple 3-Input NAND Gate, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input Schmitt Trigger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Schmitt Trigger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Triple 3-Input AND Gate, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input NAND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input AND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input NAND Gate, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NAND Buffer, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Triple 3-Input NOR Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NOR Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Input NAND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input OR Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NOR Buffer, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NAND Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input NAND Buffer, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input NAND Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-of-10 Decoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BCD to 7-Segment Decoder/Driver, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BCD to 7-Segment Decoder/Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual AND-OR-INVERT Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-2-2-3-Input AND-OR-INVERT Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-Wide 4-Input AND-OR-INVERT Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual J-K Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual D Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit D Latch with Q and Q . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual J-K Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit D Latch with Q . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Full Adder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Magnitude Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Exclusive OR Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Decade Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Divide-by-12 Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Binary Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual J-K Negative Edge-Triggered Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual J-K Edge-Triggered Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual J-K Edge-Triggered Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4-269 4-272 4-276 5-2 5-4 5-6 5-8 5-10 5-12 5-14 5-16 5-18 5-20 5-22 5-24 5-24 5-27 5-29 5-31 5-33 5-35 5-37 5-39 5-41 5-43 5-45 5-47 5-49 5-51 5-53 5-56 5-59 5-62 5-64 5-66 5-68 5-71 5-74 5-78 5-74 5-80 5-83 5-87 5-89 5-89 5-89 5-95 5-99 5-101 5-103
FAST AND LS TTL DATA iv
Device SN54/74LS113A SN54/74LS114A SN54/74LS122 SN54/74LS123 SN54/74LS125A SN54/74LS126A SN54/74LS132 SN54/74LS133 SN74LS136 SN54/74LS137 SN54/74LS138 SN54/74LS139 SN54/74LS145 SN54/74LS147 SN54/74LS148 SN54/74LS151 SN54/74LS153 SN54/74LS155 SN54/74LS156 SN54/74LS157 SN54/74LS158 SN54/74LS160A SN54/74LS161A SN54/74LS162A SN54/74LS163A SN54/74LS164 SN54/74LS165 SN54/74LS166 SN54/74LS168 SN54/74LS169 SN54/74LS170 SN54/74LS173A SN54/74LS174 SN54/74LS175 SN54/74LS181 SN54/74LS190 SN54/74LS191 SN54/74LS192 SN54/74LS193 SN54/74LS194A SN54/74LS195A SN54/74LS196 SN54/74LS197 SN54/74LS221 SN54/74LS240 SN54/74LS241 SN54/74LS242 SN54/74LS243 SN54/74LS244 SN54/74LS245
Description Dual J-K Edge-Triggered Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual J-K Edge-Triggered Flip-Flop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Retriggerable Monostable Multivibrator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Retriggerable Monostable Multivibrator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 3-State Buffer, Low Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 3-State Buffer, High Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Schmitt Trigger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-Input NAND Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Exclusive OR Gate, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-Line to 8-Line Decoder/Demultiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-of-8 Decoder/Demultiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 1-of-4 Decoder/Demultiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-of-10 Decoder/Driver, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-Input to 4-Line Priority Encoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Input to 3-Line Priority Encoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 1-of-4 Decoder/Demultiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 1-of-4 Decoder/Demultiplexer, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer, Non-Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer, Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BCD Decade Counter, Asynchronous Reset (9310 Type) . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Binary Counter, Asynchronous Reset (9316 Type) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BCD Decade Counter, Synchronous Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Binary Counter, Synchronous Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Shift Register, Serial-In/Parallel Out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Parallel-To-Serial Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BCD Decade Counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Module 16 Binary, Bi-Directional Counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 x 4 Register File, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit D-Type Register, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex D-Type Flip-Flop with Clear . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad D-Type Flip-Flop with Clear . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Up/Down Decade Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Up/Down Binary Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Up/Down Decade Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Up/Down Binary Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Right/Left Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Shift Register (9300 Type) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Decade Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Binary Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual Monostable Multivibrator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal 3-State Driver, Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal 3-State Driver, Non-Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Bus Transceiver, Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Bus Transceiver, Non-Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal 3-State Driver, Non-Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bus Transceiver, 3-State, Non-Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 5-105 5-107 5-109 5-109 5-117 5-117 5-120 5-123 5-125 5-127 5-130 5-133 5-136 5-139 5-139 5-144 5-147 5-150 5-150 5-154 5-157 5-160 5-160 5-160 5-160 5-166 5-170 5-174 5-178 5-178 5-184 5-188 5-192 5-195 5-198 5-205 5-205 5-213 5-213 5-220 5-224 5-228 5-228 5-234 5-239 5-239 5-243 5-243 5-239 5-246
FAST AND LS TTL DATA v
Device SN54/74LS247 SN54/74LS248 SN54/74LS249 SN54/74LS251 SN54/74LS253 SN54/74LS256 SN54/74LS257B SN54/74LS258B SN54/74LS259 SN54/74LS260 SN54/74LS266 SN54/74LS273 SN54/74LS279 SN54/74LS280 SN54/74LS283 SN54/74LS290 SN54/74LS293 SN54/74LS298 SN54/74LS299 SN54/74LS322A SN54/74LS323 SN54/74LS348 SN54/74LS352 SN54/74LS353 SN54/74LS365A SN54/74LS366A SN54/74LS367A SN54/74LS368A SN54/74LS373 SN54/74LS374 SN54/74LS375 SN54/74LS377 SN54/74LS378 SN54/74LS379 SN54/74LS386 SN54/74LS390 SN54/74LS393 SN74LS395 SN54/74LS398 SN54/74LS399 SN54/74LS490 SN54/74LS540 SN54/74LS541 SN54/74LS569A SN54/74LS623 SN54/74LS640 SN54/74LS641 SN54/74LS642 SN54/74LS645 SN54/74LS669
Description BCD to 7-Segment Decoder/Driver, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BCD to 7-Segment Decoder/Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BCD to 7-Segment Decoder/Driver, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Input Multiplexer, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input Multiplexer, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Bit Addressable Latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer, 3-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer, 3-State Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Addressable Latch (9334) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 5-Input NOR Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Exclusive NOR Gate, Open-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal D-Type Flip-Flop with Clear . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Set-Reset Latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-Bit Odd/Even Parity Generator/Checker . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Full Adder (Rotated LS83A) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Decade Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Binary Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer with Output Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Shift/Storage Register, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Shift Register with Sign Extend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Universal Shift/Storage Register, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Input to 3-Line Priority Encoder, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input Multiplexer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Input Multiplexer, 3-State LS352 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Buffer with Common Enable, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Inverter with Common Enable, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex Buffer, 4-Bit and 2-Bit, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex-Inverter, 4-Bit and 2-Bit, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Transparent Latch, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal D-Type Flip-Flop, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit D Latch with Q and Q . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal D-Type Flip-Flop with Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Hex D-Type Flip-Flop with Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit D-Type Flip-Flop with Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad Exclusive OR Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual Decade Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual 4-Bit Binary Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-Bit Shift Register, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer with Output Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quad 2-Input Multiplexer with Output Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dual Decade Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal 3-State Driver, Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal 3-State Driver, Non-Inverting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Binary Up/Down Counter, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Transceiver with Storage, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bus Transceiver with 3-State Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bus Transceiver, Open Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bus Transceiver, Open Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Bus Transceiver with 3-State Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Synchronous 4-Bit Up/Down Counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 5-248 5-248 5-248 5-254 5-258 5-261 5-265 5-265 5-269 5-273 5-275 5-277 5-280 5-282 5-284 5-288 5-288 5-293 5-297 5-302 5-306 5-311 5-315 5-318 5-322 5-322 5-322 5-322 5-325 5-325 5-330 5-333 5-333 5-333 5-338 5-340 5-340 5-345 5-349 5-349 5-353 5-356 5-356 5-359 5-364 5-367 5-367 5-367 5-367 5-370
FAST AND LS TTL DATA vi
Device SN54/74LS670 SN54/74LS682 SN54/74LS684 SN54/74LS688 SN54/74LS748 SN54/74LS795 SN54/74LS796 SN54/74LS797 SN54/74LS798 SN54/74LS848
Description 4 x 4 Register File, 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Magnitude Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Magnitude Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Magnitude Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Input to 3-Line Priority Encoder (Glitchless) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Buffer (81LS95), 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Buffer (81LS96), 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Buffer (81LS97), 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Octal Buffer (81LS98), 3-State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Input to 3-Line Priority Encoder, 3-State (Glitchless) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 5-374 5-378 5-378 5-378 5-139 5-382 5-382 5-382 5-382 5-311
FAST AND LS TTL DATA vii
FAST AND LS TTL DATA viii
FAST AND LS TTL DATA ix
Selection Information FAST/LS TTL
FAST AND LS TTL
GENERAL INFORMATION
TTL in Perspective
Since its introduction, TTL has become the most popular form of digital logic. It has evolved from the original gold-doped saturated 7400 logic, to Schottky-Clamped logic, and finally to the modern advanced families of TTL logic. The popularity of these TTL families stem from their ease of use, low cost, medium-to-high speed operation, and good output drive capability. Motorola offers two modern TTL logic families LS and FAST. They are pin and functionally compatible and can easily be combined in a system to achieve maximum performance at minimum cost. LS (Low Power Schottky) is currently the more popular and commands by far the largest share of the total TTL logic market. It is low-cost and provides moderate performance at low power. FAST, the state-of-the-art, high-performance TTL family, is growing rapidly and gaining a significant share of the total TTL logic market. FAST offers a 20 30 percent improvement in performance over the older Standard Schottky family (74S) with a 75 80 percent reduction in power. When compared with the Advanced Schottky family (74AS), FAST offers nearly equal performance at a 25 50 percent savings in power. FAST is manufactured on Motorolas MOSAIC (oxideisolated) process.This process provides FAST with inherent speed/power advantages over the older junction-isolated 74S and 74LS families, allowing the FAST family to be designed and specified with improved noise margins, reduced input currents, and superior line driving capabilities in comparison to these earlier families. Additionally, FAST designs incorporate power-down circuitry on all three-state outputs, and buffered outputs on all storage devices. Two further advantages of FAST are the load specifications and power supply specifications. FAST ac characteristics are specified at a heavier capacitive load than the earlier families (50 pF versus 15 pF) to more accurately reflect actual in-circuit performance. Motorolas dc and ac characteristics for FAST are specified over a full 10% supply voltage range a significant improvement over the industry standard specifications for the earlier families (5% for dc, 0% for ac). These design and specification improvements offered by the Motorola FAST family provide the user with better system performance, enhanced design flexibility, and more reliable system operation.
TTL Family Comparisons

General Characteristics for Schottky TTL Logic
(ALL MAXIMUM RATINGS) Characteristic Operating Voltage Range Operating Temperature Range Input Current Symbol VCC TA IIN IIH IIL Output Drive Standard Output IOH IOL ISC IOH Buffer Output IOL ISC 54LSxxx 5 10% 55 to 125 20 400 0.4 4.0 LS 74LSxxx 5 5% 0 to 70 20 400 0.4 8.0 54Fxxx 5 10% 55 to 125 20 600 1.0 20 60 to 150 12 48 FAST 74Fxxx 5 10% 0 to 70 20 600 1.0 20 60 to 150 15 64 100 to 225 Unit Vdc C A mA mA mA mA mA mA
20 to 100 20 to 100 12 12 15 24
40 to 225 40 to 225 100 to 225
Speed/Power Characteristics for Schottky TTL Logic(1)

(ALL TYPICAL RATINGS) Characteristic Quiescent Supply Current/Gate Power/Gate (Quiescent) Propagation Delay Speed Power Product Clock Frequency (D-F/F) Clock Frequency (Counter)
NOTES: 1. Specifications are shown for the following conditions: NOTES: 1. a) VCC = 5.0 Vdc (AC); NOTES: 1. b) TA = 25C NOTES: 1. C) CL = 50 pF for FAST; 15 pF for LS
Symbol IG PG tp fmax fmax
LS 0.4 2.0 9.0 18 33 40
FAST 1.1 5.5 3.7 19.2 125 125
Unit mA mW ns pJ MHz MHz
FAST AND LS TTL DATA 1-2
Functional Selection
Abbreviations
S A B = = = Synchronous Asynchronous Both Synchronous and Asynchronous 2-State Output 3-State Output Open-Collector Output Planned (See FAST/LS Selector Guide, SG-60 for latest availability status) Available
2S = 3S = OC = P X = =
Inverters
Description Hex Type of Output 2S OC No. 04 05 LS X X FAST X
Exclusive OR Gates
Description Quad 2-Input Type of Output 2S OC 2S No. 86 136 386 LS X X X FAST X
AND Gates
Description Quad 2-Input Triple 3-Input Dual 4-Input Type of Output 2S OC 2S OC 2S No. 08 09 11 15 21 LS X X X X X FAST X X X
Exclusive NOR Gates

Description Quad 2-Input Type of Output OC No. 266 LS X FAST
AND-OR-INVERT Gates
Description Type of Output 2S 2S 2S 2S No. 51 54 55 64 LS X X X FAST X
NAND Gates
Description Quad 2-Input Type of Output 2S OC OC OC 2S OC 2S OC 2S 2S No. 00 01 03 26 10 12 20 22 30 133 LS X X X X X X X X X X FAST X
Dual 2-Wide, 2-Input 3-Input 4-Wide, 2-3-2-3-Input 2-Wide, 4-Input 4-Wide, 4-2-2-3-Input
Schmitt Triggers
X X Description Dual 4-Input NAND Gate Hex, Inverting Quad 2-Input NAND Gate Type of Output 2S 2S 2S No. 13 14 132 LS X X X FAST X X X
Quad 2-Input, High Voltage Triple 3-Input Dual 4-Input 8-Input 13-Input
SSI Flip-Flops
Description Clock Edge Pos Pos Neg Neg Neg Neg Neg Neg Neg Pos Pos No. 74 74A 113A 73A 107A 76A 112 112A 114A 109 109A LS X X X X X X X X X X FAST X
OR Gates
Description Quad 2-Input Type of Output 2S No. 32 LS X FAST X
NOR Gates
Description Quad 2-Input Triple 3-Input Dual 5-Input Type of Output 2S 2S 2S No. 02 27 260 LS X X X FAST X
Dual D w/Set & Clear Dual D w/Set & Clear Dual JK w/Set Dual JK w/Clear Same as 73A with Different Pinout Dual JK w/Set & Clear Individual J, K, CP, SD, CD Inputs Same as 76 with Different Pinout Same as 76A with Different Pinout Same as 112 with Different Pinout Dual JK w/Set & Clear Dual JK w/Set & Clear
Multiplexers
Description Quad 2-to-1, Non-Inverting Type of Output 2S 2S 3S 3S 2S 2S 3S 3S 2S 3S 2S 3S 2S 3S 2S 2S 2S No. 157 157A 257A 257B 158 158A 258A 258B 153 253 352 353 151 251 298 398 399 LS X X X X X X X X X X X X X X X X X X X X X X X FAST
Decoders/Demultiplexers
Description Dual 1-of-4 Type of Output 2S 2S OC 3S 2S 3S 2S 2S 3S No. 139 155 156 539 138 538 137 42 537 LS X X X X X X X FAST X
Quad 2-to-1, Inverting
1-of-8 1-of-8 with Latch 1-of-10
X X X
Dual 4-to-1, Non-Inverting Dual 4-to-1, Inverting 8-to-1
Latches
Description Transparent, Non-Inverting Octal, Non-Inverting Transparent, Inverting Transparent, Q and Q Outputs Quad Set-Reset Latch Addressable Dual 4-Bit Addressable No. of Bits 4 8 8 8 4 4 4 8 4 Type of Output 2S 3S 3S 3S 2S 2S 2S 2S 2S No. 77 373 573 533 75 375 279 259 256 LS X X FAST X X X X X X X
Quad 2-to-1 with Output Register 398 Positive edge triggered, Q/O Outputs 399 Positive edge triggered, Q Output Only
X X
Encoders
Description 10-to-4-Line BCD 8-to-3-Line Priority Encoder Type of Output 2S 2S 3S 2S 3S No. 147 148 348 748 848 LS X X X X X FAST X
X X
Register Files
Description 4x4 Type of Output OC 3S No. 170 670 LS X X FAST
Shift Registers
Description Serial In-Parallel Out Parallel In-Serial Out Parallel In-Parallel Out No. of Bits 8 8 8 4 4 4 4 4 4 8 8 8 Type of Output 2S 2S 2S 2S 2S 2S 2S 2S 3S 3S 3S 3S Mode* SR X X X X X X X X X X X X SL Hold X X X X X X Reset A A A A A A A A S A No. 164 165 166 95B 194 194A 195 195A 395 299 323 322A LS X X X X X X X X X X X FAST X
Parallel In-Parallel Out, Bidirectional Sign Extended Bidirectional

* SR = Shift Right * SL = Shift Left
X X
X X X
X X
Asynchronous Counters Negative Edge-Triggered

Description Decade (2/5) X X Dual Decade (2/5) Dual Decade Modulo 12 (2/6) 4-Bit Binary (2/8) X Dual 4-Bit Binary
* The 716 and 718 are positive edge-triggered.
Load
Set X
Reset X X X X X X X X X X
No. 90* 196* 290* 390* 490* 92* 93* 197* 293* 393*
LS X X X X X X X X X X
FAST
Cascadable Synchronous Counters Positive Edge-Triggered

Description Decade Decade, Up/Down Type of Output Load 2S 2S 2S 2S 2S 3S 2S 2S 2S 2S 2S 3S 3S 2S 3S 3S 3S S S S A A S S S S A A S S S S S S Reset A S No. 160A 162A 168 190 192* 568 161A 163A 169 191 193* 569 569A 669 579 779 269 LS X X X X X X X X X X X X X X X FAST X X X
4-Bit Binary 4-Bit Binary, Up/Down
A B A S
X X X X
Display Decoders/Drivers with Open-Collector Outputs

Description 1-of-10 BCD-to-7 Segment No. 145* 47* 48* 247* 248* 249* LS X X X X X X FAST
A B B S
8 Bit Binary, Up/Down
* The 192 and 193 do not provide a clock enable for synchronous cascading.
* The 48 and 248 have internal pull up resistors to VCC on their outputs.
MSI Flip-Flops/Registers
Description D-Type, Non-Inverting No. of Bits 4 4 6 6 8 8 8 4 4 8 8 4 4 Type of Output 3S 2S 2S 2S 2S 3S 3S 2S 2S 3S 3S 2S 2S Set or Reset A A X A Clock Enable X X No. 173A 377 174 378 273 374 574 398 399 534 564 175 379 LS X X X X X X X X FAST X X X X X X X X X X
Quad 2-Port D-Type, Inverting D-Type, Q and Q Outputs
A A
X X
A X
X X
Arithmetic Operators
Description 4-Bit Adder 4-Bit ALU No. 83 283 181 381 382 182 350 LS X X X FAST
Buffers/Line Drivers
Description X X X X X X Quad 2-Input NOR Quad 2-Input NAND Dual 4-Input NAND Quad, Non-Inverting Type of Output 2S OC 2S OC 2S 3S 3S P>Q X X X P<Q X No. 85 682 684 521 688 LS X X X X Octal, Non-Inverting No. 280 LS X FAST X Octal, Inverting Bus Pinout No. 122 123 221 LS X X X FAST 10-Bit Bus Pinout FAST X Hex, Inverting Hex, Non-Inverting 3S 3S 3S 3S 3S 3S 3S 3S 3S 3S 3S 3S 3S 3S No. 28 33 37 38 40 125 125A 126 126A 365 365A 367 367A 366 366A 368 368A 241 244 541 795 797 240 540 796 798 827 828 LS X X X X X X X X X X X X X X X X X X X X X X X X X X X FAST
Look-Ahead Carry Generator 4-Bit Barrel Shifter
X X X X
Magnitude Comparators
Description 4-Bit 8-Bit Type of Output P = Q 2S 2S 2S 2S 2S X X X X X
8-Bit with Output Enable
Parity Generators/Checkers
Description 9-Bit Odd Even Parity Generator Checker
VCOs and Multivibrators

Description Retriggerable Monostable Multivibrator Dual 122 Precision Non-Retriggerable Monostable Multivibrator
X X
Transceivers
Description Quad, Non-Inverting Quad, FutureBus Quad, Inverting Octal, Non-Inverting Type of Output 3S 3S 3S 3S 3S 3S OC 3S 3S 3S OC 3S 3S 3S 3S No. 243 3893A 242 245 645 623 641 1245 620 640 642 646 543 544 657A 657B LS X X X X X X FAST X X X X X X X X X X X X X
Octal, Inverting
X X
Octal, Non-Inverting Register Latch Octal, Inverting Register Octal w/ Parity Gen/Checker
Clock Drivers
Description Quad Matched Propagation Delays Clock Driver No. 803 1803 LS FAST X X
Circuit Characteristics
FAST AND LS TTL
CIRCUIT CHARACTERISTICS
FAMILY CHARACTERISTICS LS TTL The Low Power Schottky (LSTTL) family combines a current and power reduction improvement over standard 7400 TTL by a factor of 5. This is accomplished by using Schottky diode clamping to prevent saturation and advanced processing. FAST TTL The FAST Schottky TTL family provides a 75 80% power reduction compared to standard Schottky (54/74S) TTL and yet offers a 20 40% improvement in circuit performance over the standard Schottky due to the MOSAIC process. Also, FAST circuits contain additional circuitry to provide a flatter power/frequency curve. The input configuration of FAST uses a lower input current which translates into higher fanout. CIRCUIT FEATURES Circuit features of LS and FAST are best understood by examining the TTL 2-input NAND gate of each family (Figures 2-1a, b). The input/output circuits of other functions are almost identical.
VCC 110
18K A D1 D3
7.6K
Q2 Q4 5K OUTPUT
B D2 D4 15K 2.8K
Q1 Q5 3.5K Q3
Figure 2-1a. LS00 2-Input NAND Gate
VCC 35 10K D5 A D3 D1 D6 B D2 15K 2K 3K Q3 D7 D4 Q1 D8 Q5 D9 Q9 5K OUTPUT D10 10K Q6 Q2 Q4 4.1K
Figure 2-1b. F00 2-Input NAND Gate
INPUT CONFIGURATION. Motorola LSTTL circuits do not use the multi-emitter input structure that originally gave TTL its name. Most LS elements use a DTL type input circuit with Schottky diodes to perform the AND function, as exemplified by D3 and D4 in Figure 2-1a. Compared to the classical multi-emitter structure, this circuit is faster and increases the input breakdown voltage. Inputs of this type are tested for leakage with an applied input voltage of 7.0 V and the input breakdown voltage is typically 15 V or more. The F00 input configuration utilizes a PN diode (D5 and D6) rather than the PNP transistor. This is required due to the high speed response of FAST logic. The PNP transistor, a relatively large device in current bipolar logic technology, has an associated capacitance large enough to make the gate input susceptible to ac noise. The PN diode results in much better ac noise immunity at the expense of increased input current. Another input arrangement often used in LS MSI has three diodes connected as shown in Figure 2-2. This configuration gives a slightly higher input threshold than that of Figure 2-1a. A third input configuration that is sometimes used in LS TTL employs a vertical PNP transistor as shown in Figure 2-3. This arrangement also gives a higher input threshold and has the additional advantage of reducing the amount of current that the signal source must sink. Both the diode cluster arrangement and the PNP input configuration have breakdown voltage ratings greater than 7.0 V. All inputs are provided with clamping diodes, exemplified by D1 and D2 in Figure 2-1a, b. These diodes conduct when an input signal goes negative, which limits undershoot and helps to control ringing on long signal lines following a HIGH-to-LOW transition. These diodes are intended only for the suppression of transient currents and should not be used as steady-state clamps in interface applications. A clamp current exceeding 2.0 mA and with a duration greater than 500 ns can activate a parasitic lateral NPN transistor, which in turn can steal current from internal nodes of an LS circuit and thus cause logic errors.
VCC
VCC
Figure 2-2. Diode Cluster Input
Figure 2-3. PNP Input
INPUT CHARACTERISTICS Figure 2-4 shows the typical input characteristics of LS and FAST. Typical transfer characteristics can be found in Figure 2-5 and input threshold variation with temperature information is provided in Table 2-1.
5 V OUT , OUTPUT VOLTAGE (VOLTS) 0 100 LS I IN ( A) 200 300 400 TA = 25C VCC = 5 V 0 0.2 0.4 0.6 0.8 1 1.2 VIN (VOLTS) 1.4 1.6 1.8 2 FAST TA = 25C VCC = 5 V
3 LS FAST 2
0.5
1 1.5 VIN, INPUT VOLTAGE (VOLTS)
2.5
Figure 2-4. Typical Input Current versus Input Voltage
Figure 2-5. Typical Output versus Input Voltage Characteristic
55C
+ 25C 1.5 1.5 1.3 1.0
+ 125C 1.3 1.3 1.1 0.8
Table 2.1 Typical Input Threshold Variation With Temperature
FAST ALS S LS
1.8 1.8 1.5 1.2
OUTPUT CONFIGURATION. The output circuitry of LSTTL has several features not found in conventional TTL. A few of these features are discussed below. Referring to Figures 2-1a, b, the base of the pull-down output transistor Q5 is returned to ground through Q3 and a pair of resistors instead of through a simple resistor. This arrangement is called a squaring network since it squares up the transfer characteristics (Figure 2-5) by preventing conduction in the phase splitter Q1 until the input voltage rises high enough to allow Q1 to supply base current to Q5. The squaring network also improves the propagation delay by providing a low resistance path to discharge capacitance at the base of Q5 during turn-off. The output pull-up circuit is a 2-transistor Darlington circuit with the base of the output transistor returned through a 5.0K resistor to the output terminals, unlike 74H and 74S where it is returned to ground which is a more power consuming configuration. This configuration allows the output to pull up to one VBE below VCC for low values of output current. The F00 output includes clamping diodes to limit undershoot and control ringing on long signal lines. As with the input diode clamps, these diodes are intended for transient suppression only and should not be used as steady-state clamps. The F00 output configuration also includes additional circuitry to improve the rise time and decrease the power consumption at high operating frequencies. This circuit, which consists of Q9, D7, D8, and D9 causes Q5 to off more quickly on LOW to HIGH output transitions. Figure 2-6 shows the extra circuitry used to obtain the high Z condition in 3-state outputs. When the Output Enable signal is HIGH, both the phase splitter and the Darlington pull-up are turned off. In this condition the output circuitry is non-conducting, which allows the outputs of two or more such circuits to be connected together in a bus application wherein only one output is enabled at any particular time. FAST 3-state outputs have some additional circuitry due to the nature of the environment in which they are used. The effective capacitive load of a 3-state output tends to increase at high bus rates. The addition of Q10 reduces this effect by clamping the base of Q5 low when the device is in the high impedance state. In the high Z state, the output capacitance is about 5.0 pF for 24 mA outputs and about 12 pF for 64 mA outputs. An additional feature of many FAST 3-state devices is the incorporation of power-up circuitry to guarantee that the output will not sink current if the device is disabled during the application or removal of power.
VCC
OUTPUT FROM LOGIC ACTIVE PULLDOWN OUTPUT ENABLE Q10 (FAST ONLY) Q5
FAST ONLY
Figure 2-6. Typical 3-State Output Control
OUTPUT CHARACTERISTICS. Figure 2-7 shows the LOW-state output characteristics for LS and FAST. For LOW IOL values, the pull-down transistor is clamped out of deep saturation to shorten the turn-off delay. Figure 2-8 shows the HIGH-state output characteristics.
1 V OL , OUTPUT VOLTAGE (VOLTS)
V OL , OUTPUT VOLTAGE (VOLTS)
TA = 25C VCC = 4.5 V LS00 F00
1 LS240 TA = 25C VCC = 4.5 V F240 0.5
0.5
0 0 20 40 IOL, OUTPUT CURRENT (mA) 60
0 50 100 150 200 IOL, OUTPUT CURRENT (mA)
Figure 2-7a. Output Low Characteristic

4 V OH, OUTPUT VOLTAGE (VOLTS) V OH, OUTPUT VOLTAGE (VOLTS) TA = 25C VCC = 5.5 V 3 4
Figure 2-7b. Output Low Characteristic
TA = 25C VCC = 5.5 V 3 LS240 2 F240
2 LS00 1 F00
0 50 100 IOH, OUTPUT CURRENT (mA) 150
0 50 100 150 IOH, OUTPUT CURRENT (mA) 200
Figure 2-8a. Output High Characteristic
Figure 2-8b. Output High Characteristic
AC SWITCHING CHARACTERISTICS. The propagation through a logic element depends on power supply voltage, ambient temperature, and output load. The effect of each of these parameters on ac propagation is shown in Figures 2-9 through 2-11. Propagation delays are specified with only one output switching, the delay through a logic-element will increase to some extent when multiple outputs switch simultaneously due to inductance internal to the IC package. This effect can be seen by comparing Figures 2-11c and 2-11d. For LS TTL, limits are guaranteed at 25C, VCC = 5.0 V, and CL = 15 pF (normally, resistive load has minimal effect on propagation delay) FAST and TTL limits are guaranteed over the commercial or military temperature and supply voltage ranges and with CL = 50 pF.
+4 t PD , PROPAGATION DELAY CHANGE (ns) t PD , PROPAGATION DELAY CHANGE (ns) VCC = 5 V CL = 15 pF LS00 tPLH 0 tPHL 2 +4 TA = +25C CL = 15 pF LS00 tPLH 0 tPHL 2
+2
+2
4 75
25 +25 +75 TA, AMBIENT TEMPERATURE (C)
+125
4.5
4.75
5 5.25 VCC, SUPPLY VOLTAGE (V)
5.5
Figure 2-9
Figure 2-10
20 t PD , PROPAGATION DELAY (ns) t PD , PROPAGATION DELAY (ns) VCC = 5 V TA = 25C LS00
12 VCC = 5 V TA = 25C F00 tPLH
16
12 tPLH 8 tPHL
6 tPHL 3
20
40
60
80
100
50
100
150
200
250
300
CL, LOAD CAPACITANCE (pF)
CL, LOAD CAPACITANCE (pF)
Figure 2-11a*
Figure 2-11b*
20 t PD , PROPAGATION DELAY (ns) t PD , PROPAGATION DELAY (ns)
20
tPLH tPHL 10
tPLH tPHL 10
VCC = 5 V TA = 25C F240 0 0 500 CL, LOAD CAPACITANCE (pF) 1000
VCC = 5 V TA = 25C F240 All Outputs Driven 0 0 500 CL, LOAD CAPACITANCE (pF) 1000
Figure 2-11c*
Figure 2-11d*
*Data for Figures 2-11a through 2-11c was taken with only one output switching at a time. Figure 2-11d data was taken with all 8 inputs of the F240 tied together.
LS/FAST ESD CHARACTERISTICS. Electrostatic Discharge (ESD) sensitivity for Motorola TTL is characterized using several methodologies (HBM, MM, CDM). It is extremely important to understand that ESD sensitivity values alone are not sufficient when comparing devices. In an attempt to reduce correlation problems between various pieces of test equipment, all of which meet Mil-Std-883C requirements, tester specific information as well as actual device ESD hardness levels are given in controlled documents and are available upon request. The continuing improvements of ESD sensitivity through redesigns of Motorola TTL has resulted in minimum ESD levels for all new products and redesigns of >4000 volts for FAST and >3500 volts for LS. For device specific values reference the following specifications: LS: FAST: 12MRM 93831A 12MRM 93830A
Design Considerations, Testing and Applications Assistance Form
FAST AND LS TTL
DESIGN CONSIDERATIONS
SELECTING TTL LOGIC. TTL Families may be mixed in a system for optimum performance. For instance, in new designs, ALS would commonly be used in non-critical speed paths to minimize power consumption while FAST TTL would be used in high speed paths. The ratio of ALS to FAST will depend on overall system design goals. NOISE IMMUNITY. When mixing TTL families it is often desirable to know the guaranteed noise immunity for both LOW and HIGH logic levels. Table 3.1 lists the guaranteed logic levels for various TTL families and can be used to calculate noise margin. Table 3.2 specifies these noise margins for systems containing LS, S, ALS and/or FAST TTL. Note that Table 3.2 represents worst case limits and assumes a maximum power supply and temperature variation across the ICs which are interconnected, as well as maximum rated load. Increased noise immunity can be achieved by designing with decreased maximum allowable operating ranges.
Table 3.1 Worst Case TTL Logic Levels Electrical Characteristics

Military ( 55 to +125C) TTL Families TTL HTTL LPTTL STTL LSTTL ALS TTL FAST TTL Standard TTL 9000, 54/74 High Speed TTL 54/74H Low Power TTL 93L00 (MSI) Schottky TTL 54/74S, 93S00 Low Power Schottky TTL 54/74LS Advanced LS TTL, 54/74ALS Advanced S TTL, 54/74F 0.8 2.0 0.5 2.5 VIL 0.8 0.8 0.7 0.8 0.7 0.8 VIH 2.0 2.0 2.0 2.0 2.0 2.0 VOL 0.4 0.4 0.3 0.5 0.4 0.4 VOH 2.4 2.4 2.4 2.5 2.5 2.5 Commercial (0 to 70C) VIL 0.8 0.8 0.8 0.8 0.8 0.8 0.8 0.8 0.8 VIH 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 VOL 0.4 0.4 0.3 0.5 0.5 0.5 0.5 0.5 0.5 VOH 2.4 2.4 2.4 2.7 2.7 2.75 2.5 2.7 2.5 Unit V V V V V V V V V
(5% VCC) (10% VCC) (5% VCC) (10% VCC)
VOL and VOH are the voltages generated at the output VIL and VIH are the voltage required at the input to generate the appropriate levels. The numbers given above are guaranteed worst-case values.
Table 3.2a LOW Level Noise Margins (Military)

To From LS S ALS FAST From VOL to VIL LS 300 200 300 200 S 400 300 400 300 ALS 400 300 400 300 FAST 400 300 400 300 Unit mV mV mV mV
Table 3.2b HIGH Level Noise Margins (Military)

To From LS S ALS FAST From VOH to VIH LS 500 500 500 500 S 500 500 500 500 ALS 500 500 500 500 FAST 500 500 500 500 Unit mV mV mV mV
Table 3.2c LOW Level Noise Margins (Commercial)

To From LS S ALS FAST From VOL to VIL LS 300 300 300 300 S 300 300 300 300 ALS 300 300 300 300 FAST 300 300 300 300 Unit mV mV mV mV
Table 3.2d HIGH Level Noise Margins (Commercial)

To From LS S ALS (5% VCC) FAST (5% VCC) ALS (10% VCC) FAST (10% VCC) From VOH to VIH LS 700 700 750 700 500 500 S 700 700 750 700 500 500 ALS 700 700 750 700 500 500 FAST 700 700 750 700 500 500 Unit mV mV mV mV mV mV
POWER CONSUMPTION. With the exception of ECL, all logic families exhibit increased power consumption at high frequencies. Care must be taken when switching multiple gates at high frequencies to assure that their combined dissipation does not exceed package and/or device capabilities. TTL devices are more efficient at high frequencies than CMOS.
FAN-IN AND FAN-OUT. In order to simplify designing with Motorola TTL devices, the input and output loading parameters of all families are normalized to the following values: 1 TTL Unit Load (U.L.) = 40 A in the HIGH state (Logic 1) 1 TTL Unit Load (U.L.) = 1.6 mA in the LOW state (Logic 0) Input loading and output drive factors of all products described in this handbook are related to these definitions. EXAMPLES INPUT LOAD 1. A 7400 gate, which has a maximum IIL of 1.6 mA and IIH of 40 A is specified as having an input load factor of 1 U.L. (Also called a fan-in of 1 load.) 2. The 74LS95B which has a value of IIL = 0.8 mA and IIH of 40 A on the CP terminal, is specified as having an input LOW load factor of: 0.8 mA 40 A or 0.5 U.L. and an input HIGH load factor of or 1 U.L. 1.6 mA 40 A 3. The 74LS00 gate which has an IIL of 0.4 mA and an IIH of 20 A, has an input LOW load factor of: 0.4 mA or 0.25 U.L. an input HIGH load factor of 1.6 mA 20 A 40 A or 0.5 U.L.
EXAMPLES OUTPUT DRIVE 1. The output of the 7400 will sink 16 mA in the LOW (logic 0) state and source 800 A in the HIGH (logic 1) state. The normalized output LOW drive factor is therefore: 16 mA = 10 U.L. 1.6 mA and the output HIGH drive factor is 800 A or 20 U.L. 40 A 2. The output of the 74LS00 will sink 8.0 mA in the LOW state and source 400 A in the HIGH state. The normalized output LOW drive factor is: 8.0 mA = 5 U.L. 1.6 mA and the output HIGH drive factor is 400 A or 10 U.L. 40 A Relative load and drive factors for the basic TTL families are given in Table 3.3.
INPUT LOAD FAMILY HIGH 74LS00 7400 9000 74H00 74S00 74 ALS 74 FAST 0.5 U.L. 1 U.L. 1 U.L. 1.25 U.L. 1.25 U.L 0.5 U.L 0.5 U.L LOW 0.25 U.L. 1 U.L. 1 U.L. 1.25 U.L. 1.25 U.L. 0.0625 U.L 0.375 U.L. HIGH 10 U.L. 20 U.L. 20 U.L. 25 U.L. 25 U.L. 10 U.L. 25 U.L. LOW 5 U.L. 10 U.L. 10 U.L. 12.5 U.L. 12.5 U.L. 5 U.L. 12.5 U.L. OUTPUT DRIVE
Table 3.3 Values for MSI devices vary significantly from one element to another. Consult the appropriate data sheet for actual characteristics.
WIRED-OR APPLICATIONS. Certain TTL devices are provided with an open collector output to permit the Wired-OR (actually Wired-AND) function. This is achieved by connecting open collector outputs together and adding an external pull-up resistor. The value of the pull-up resistor is determined by considering the fan-out of the OR tie and the number of devices in the OR tie. The pull-up resistor value is chosen from a range between maximum value (established to maintain the required VOH with all the OR tied outputs HIGH) and a minimum value (established so that the OR tie fan-out is not exceeded when only one output is LOW). MINIMUM AND MAXIMUM PULL-UP RESISTOR VALUES
RX(MIN) =
VCC(MAX) VOL IOL N2(LOW) 1.6 mA where: Rx N1 N2 IOH = ICEX IOL VOL VOH VCC
RX(MAX) =
VCC(MIN) VOH N1 IOH + N2(HIGH) 40 A
= External Pull-up Resistor = Number of Wired-OR Outputs = Number of Input Unit Loads (U.L.) being Driven = Output HIGH Leakage Current = LOW Level Fan-out Current of Driving Element = Output LOW Voltage Level (0.5 V) = Output HIGH Voltage Level (2.4 V) = Power Supply Voltage
Example: Four 74LS03 gate outputs driving four other LS gates or MSI inputs. 5.25 V 0.5 V = 8.0 mA 1.6 mA 4.75 V = 742 6.4 mA 2.35 V = 4.9 k 0.48 mA
RX(MIN) =
4.75 V 2.4 V RX(MAX) = 4 100 A + 2 40 A = where: N1 N2 (HIGH) N2 (LOW) IOH IOL VOL VOH
=4 = 4 0.5 U.L. = 2 U.L. = 4 0.25 U.L. = 1 U.L. = 100 A = 8.0 mA = 0.5 V = 2.4 V
Any value of pull-up resistor between 742 and 4.9 k can be used. The lower values yield the fastest speeds while the higher values yield the lowest power dissipation. UNUSED INPUTS. For best noise immunity and switching speed, unused TTL inputs should not be left floating, but should be held between 2.4 V and the absolute maximum input voltage. Two possible ways of handling unused inputs are: 1. Connect unused input to VCC, LS and FAST TTL inputs have a breakdown voltage > 7.0 V and require, therefore no series resistor. 2. Connect the unused input to the output of an unused gate that is forced HIGH. CAUTION: Do not connect an unused LS or FAST input to another input of the same NAND or AND function. This method, recommended for normal TTL, increases the input coupling capacitance and thus reduces the ac noise immunity. INPUT CAPACITANCE. As a rule of thumb, LS and FAST TTL inputs have an average capacitance of 5.0 pF for DIP packages. For an input that serves more than one internal function, each additional function adds approximately 1.5 pF.
LINE DRIVING Because of its superior capacitive drive characteristics, TTL logic is often used in line driving applications which require various termination techniques to maintain signal integrity. Parameters associated with this application are listed in Table 3.4. It is also often necessary to construct load lines to determine reflection waveforms in line driving applications. The input and output characteristics graphs of section 3 (Figs. 2-4, 2-7 and 2-8) can be very useful for this purpose. OUTPUT RISE AND FALL TIMES provide important information in determining reflection waveforms and crosstalk coefficients. Typical rise and fall times are approximately 6 ns for LS and about 2.0 ns for FAST with a 50 pF load (measured 10 90%). Output rise and fall times become longer as capacitive load is increased. INTERCONNECTION DELAYS. For those parts of a system in which timing is critical, designers should take into account the finite delay along the interconnections. These range from about 0.12 to 0.15 ns/inch for the type of interconnections normally used in TTL systems. Exceptions occur in systems using ground planes to reduce ground noise during a logic transition; ground planes give higher distributed capacitance and delays of about 0.15 to 0.22 ns/inch. Most interconnections on a logic board are short enough that the wiring and load capacitance can be treated as a lumped capacitance for purposes of estimating their effect on the propagation delay of the driving circuit. When an interconnection is long enough that its delay is one-fourth to one-half of the signal transition time, the driver output waveform exhibits noticeable slope changes during a transition. This is evidence that during the initial portion of the output voltage transition the driver sees the characteristic impedance of the interconnection (normally 100 to 200 ), which for transient conditions appears as a resistor returned to the quiescent voltage existing just before the beginning of the transition. This characteristic impedance forms a voltage divider with the driver output impedance, tending to produce a signal transition having the same rise or fall time as in the no-load condition but with a reduced amplitude. This attenuated signal travels to the far end of the interconnection, which is essentially an unterminated transmission line, whereupon the signal starts doubling. Simultaneously, a reflection voltage is generated which has the same amplitude and polarity as the original signal, e.g., if the driver output signal is positive-going the reflection will be positive-going, and as it travels back toward the driver it adds to the line voltage. At the instant the reflection arrives at the driver it adds algebraically to the still-rising driver output, accelerating the transition rate and producing the noticeable change in slope.
(ALL MAXIMUM RATINGS) Characteristic Operating Voltage Range Output Drive: Standard Output Symbol VCC IOH IOL ISC IOH Buffer Output IOL ISC 54LSxxx 5 10% 0.4 4.0 20 to 100 12 12 40 to 225
LS 74LSxxx 5 5% 0.4 8.0 20 to 100 15 24 40 to 225 54Fxxx 5 10% 1.0 20
FAST 74Fxxx 5 10% 1.0 20 60 to 150 15 64 100 to 225 Unit Vdc mA mA mA mA mA mA
60 to 150 12 48 100 to 225
Table 3.4 Output Characteristics for Schottky TTL Logic
If an interconnection is of such length that its delay is longer than half the signal transition time, the attenuated output of the driver has time to reach substantial completion before the reflection arrives. In the limit, the waveform observed at the driver output is a 2-step signal with a pedestal. In this circumstance the first load circuit to receive a full signal is the one at the far end, because of the doubling effect, while the last one to receive a full signal is the one nearest the driver since it must wait for the reflection to complete the transition. Thus, in a worst-case situation, the net contribution to the overall delay is twice the delay of the interconnection because the initial part of the signal must travel to the far end of the line and the reflection must return. When load circuits are distributed along an interconnection, the input capacitance of each will cause a small reflection having a polarity opposite that of the signal transition, and each capacitance also slows the transition rate of the signal as it passes by. The series of small reflections, arriving back at the driver, is subtractive and has the effect of reducing the apparent amplitude of the signal. The successive slowing of the transition rate of the transmitted signal means that it takes longer for the signal to rise or fall to the threshold level of any particular load circuit. A rough but workable approach is to treat the load capacitances as an increase in the intrinsic distributed capacitance of the interconnection. Increasing the distributed capacitance of a transmission line reduces its impedance and increases its delay. A good approximation for ordinary TTL interconnections is that distributed load capacitance decreases the characteristic impedance by about one-third and increases the delay by one-half.
ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired) Functional operation under these conditions is not implied.
CHARACTERISTIC Storage Temperature Temperature (Ambient) Under Bias VCC Pin Potential to Ground Pin *Input Voltage (dc) Diode Inputs *Input Current (dc) Voltage Applied to Open Collector Outputs (Output HIGH) High Level Voltage Applied to Disabled 3-State Output Current Applied to Output in Low State (Max) LS 65C to + 150C 55C to + 125C 0.5 V to + 7.0 V 0.5 V to 15 V 30 mA to + 5.0 mA 0.5 V to + 10 V 5.5 V Twice Rated IOL FAST 65C to + 150C 55C to + 125C 0.5 V to + 7.0 V 0.5 V to 7.0 V 30 mA to + 5.0 mA 0.5 V to + 5.5 V 5.5 V Twice Rated IOL
*Either input voltage limit or input current limit is sufficient to protect the inputs Circuits with 5.5 V maximum limits *are listed below.
Device types having inputs limited to 5.5 V are as follows: SN74LS242/243, SN74LS245 SN74LS640/641/642/645 SN74LS299/322A/323 SN74LS151/251 Inputs connected to outputs. Inputs connected to outputs. Certain Inputs. Multiplexer Inputs.
DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA BOOK

CURRENTS Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values. ICC IIH IIL IOH Supply Current The current flowing into the VCC supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation. Input HIGH current The current flowing into an input when a specified HIGH voltage is applied to that input. Input LOW current The current flowing out of an input when a specified LOW voltage is applied to that input. Output HIGH current. The leakage current flowing into a turned off open collector output with a specified HIGH output voltage applied. For devices with a pull-up circuit, the IOH is the current flowing out of an output which is in the HIGH state. Output LOW current The current flowing into an output which is in the LOW state. Output short-circuit current The current flowing out of an output which is in the HIGH state when that output is short circuit to ground (or other specified potential). Output off current HIGH The current flowing into a disabled 3-state output with a specified HIGH output voltage applied. Output off current LOW The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.
IOL IOS IOZH IOZL
VOLTAGES All voltages are referenced to ground. Negative voltage limits are specified as absolute values (i.e., 10 V is greater than 1.0 V). VCC VIK(MAX) Supply voltage The range of power supply voltage over which the device is guaranteed to operate within the specified limits. Input clamp diode voltage The most negative voltage at an input when the specified current is forced out of that input terminal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal. Input HIGH voltage The range of input voltages recognized by the device as a logic HIGH. Minimum input HIGH voltage The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device. Input LOW voltage The range of input voltages recognized by the device as a logic LOW. Maximum input LOW voltage The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device. Output HIGH voltage The minimum guaranteed voltage at an output terminal for the specified output current IOH and at the minimum value of VCC. Output LOW voltage The maximum guaranteed voltage at an output terminal sinking the maximum specified load current IOL. Positive-going threshold voltage The input voltage of a variable threshold device (ie., Schmitt Trigger) that is interpreted as a VIH as the input transition rises from below VT(MIN). Negative-going threshold voltage The input voltage of a variable threshold device (ie., Schmitt Trigger) that is interpreted as a VIL as the input transition falls from above VT+(MAX).
VIH VIH(MIN) VIL VIL(MAX) VOH(MIN) VOL(MAX) VT+ VT
AC SWITCHING PARAMETERS AND WAVEFORMS tPLH LOW-TO-HIGH propagation delay time : The time delay between specified reference points, typically 1.3 V for LS and 1.5 V for FAST, on the input and output voltage waveforms, with the output changing from the defined LOW level to the defined HIGH level. HIGH-TO-LOW propagation delay time: The time delay between specified reference points, typically 1.3 V for LS and 1.5 V for FAST, on the input and output voltage waveforms, with the output changing from the defined HIGH level to the defined LOW level. For Inverting Function For Non-Inverting
tPHL
VIN Vout
tPHL tPLH
VIN
tPLH
tPHL
Vout
tr tf
Waveform Rise Time: LOW to HIGH logic transition time, measured from the 10% to 90% points of the waveform. Waveform Fall Time: HIGH to LOW logic transition time, measured the 90% to the 10% points of the waveform.
tr 90% 90% tf
10%
10%
tPHZ
Output disable time: HIGH to Z The time delay between the specified reference points on the input and output voltage waveforms, with the 3-state output changing from the defined HIGH level to a high impedance (OFF) state. Reference point on the output voltage waveform is VOH 0.5 V for LS and VOH 0.3 V for FAST. Output enable time: Z to HIGH The time delay between the specified reference points on the input and output voltage waveforms, with the 3-state output changing from a high impedance (OFF) state to a HIGH level.
Enable
tPZH
Enable tPZH
tPHZ VOH 3.5 V .5 for LS .3 for FAST
Vout
tPLZ
Output disable time: LOW to Z The time delay between the specified reference points on the input and output voltage waveforms, with the 3-state output changing from the defined LOW level to a high impedance (OFF) state. Reference point on the output voltage waveform is VOL + 0.5 V for LS and VOL + 0.3 V for FAST. Output enable time: Z to LOW The time delay between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high impedance (OFF) state to a HIGH level.
Enable
tPZL
Enable Vout tPZL
tPLZ
VOZ = 1.5 V .5 for LS .3 for FAST
trec
Recovery time Time required between an asynchronous signal (SET, RESET, CLEAR or PARALLEL load) and the active edge of a synchronous control signal, to insure that the device will properly respond to the synchronous signal.
Asynch
Asynch trec
Control
th
Hold Time The interval of time from the active edge of the control signal (usually the clock) to when the data to be recognized is no longer required to ensure proper interpretation of the data. A negative hold time indicates that the data may be removed at some time prior to the active edge of the control signal. Setup time The interval of time during which the data to be recognized is required to remain constant prior to the active edge of the control signal to ensure proper data recognition. A negative setup time indicates that data may be initiated sometime after the active transition of the timing pulse and still be recognized.
ts
VIN ts(L) CP th(L)
VIN ts(H) CP th(H)
tw or tpw
Pulse width The time between the specified amplitude points (1.3 V for LS and 1.5 V for FAST) on the leading and trailing edges of a pulse.
twL
twH
fMAX
Toggle frequency/operating frequency The maximum rate at which clock pulses meeting the clock requirements (ie., tWH, tWL, and tr, tf) may be applied to a sequential circuit. Above this frequency the device may cease to function. Guaranteed maximum clock frequency The lowest possible value for fMAX.
fMAXmin
TESTING DC TEST CIRCUITS The following test circuits and forcing functions represent Motorolas typical DC test procedures.
VOH AND VOL TESTS Force IOHMAX or IOLMAX Measure VOH or VOL
IIHH, IIH AND IIL TESTS Force 7, 5.5, 2.7, or 0.4 V Measure IIHH, IIH, or IIL DUT + Io Vo Vi
IOS TEST VIHMIN or VILMAX
Measure IOS
DUT
VIHMIN or VILMAX
DUT
VIK TEST Force Ii Measure VIK + Vik DUT Ii = 18 mA
IOH, IOZH, and IOZL TESTS Force 5.5, 2.4, or 0.4 V Measure IO Io DUT
ICC TEST Measure ICC VCC MAX
Vo
GND or 4.5 V*
DUT
Outputs Open
*Unless otherwise indicated, input conditions are selected to produce a worst case condition.
AC TEST CIRCUITS. The following test circuits and conditions represent Motorolas typical test procedures. AC waveforms and terminology can be found on pages 3-8 to 3-10. Proper testing requires that care be taken in the construction of AC test fixtures. This is especially true of FAST TTL. Maintaining a 50 environment on the ac test fixture, as well as the use of multilayer boards with internal VCC and ground planes is highly recommended for FAST TTL. Bypassing with both electrolytic and high quality RF type capacitors should be provided on the board. Lead lengths for all components should be kept as short as possible (Motorola uses and recommends chip capacitors and resistors for ac test fixtures). Following these rules will result in cleaner waveforms as well as better correlation between Motorola and the FAST TTL consumer.
FUNCTIONAL TESTING OF TTL IN A NOISY ENVIRONMENT/DYNAMIC THRESHOLD Testing noise (noise generated by the test system itself and noise generated by TTL devices under test interacting with the test system) adds to, or subtracts from the threshold voltage applied to the TTL device under test. For this reason Motorola does not recommend functional testing of TTL devices using threshold levels of 0.8 V and 2.0 V. Instead, good TTL testing techniques call for hard levels of less than 0.5 V VIL and greater than 2.4 V VIH to be applied for functional testing. Input threshold voltages should be tested separately, and only (for noise reasons above) after setting the device state with a hard level.
VOUT
Trigger Threshold
VOH
VOL Dynamic Threshold Region of output instability; Dynamic Noise contribution to apparent input threshold
VIN
The VIN versus VOUT plot shows the practical effect of testing noise on a logic IC device. The actual device Trigger threshold is represented by the initial low to high output transition. The device will oscillate if the input voltage does not exceed the trigger threshold plus the noise generated by the interaction of the test system or given application with the device. The Dynamic threshold (that creates Quiescent outputs), is the input logic level required to overcome the interactive DYNAMIC NOISE generated by a device switching states. The amount of interactive DYNAMIC NOISE can be characterized by the difference between the Trigger threshold and the Dynamic threshold of the device under test. A simple number cannot be assigned to this parameter as it is heavily dependent on any given application or test environment. So although the Trigger threshold of any given device will correlate well between any test system, the correlation of Dynamic threshold cannot be made directly and will have meaning only in a relative sense.
LS TEST CIRCUITS Test Circuit for Standard Output Devices

VCC
PULSE GENERATOR SETTINGS (UNLESS OTHERWISE SPECIFIED)

LS Frequency = 1 MHz Duty Cycle = 50% 1 TLH (tr) = 6 ns (15)* 1 THL (tf) = 6 ns (15)* Amplitude = 0 to 3 V FAST 1 MHz 50% 2.5 ns 2.5 ns 0 to 3 V
VIN PULSE GEN 51
DUT 15 pF*
VOUT
* The specified propagation delay limits can be guaranteed with a 15 ns input rise time on all parameters except those requiring narrow pulse widths. Any frequency measurement over 15 MHz or pulse width less than 30 ns must be performed with a 6 ns input rise time.
Test Circuit for Open Collector Output Devices

VCC VCC
RL VIN PULSE GEN 51 15 pF*
DUT
VOUT
FAST TEST CIRCUITS

+7 V OPEN
*includes all probe and jig capacitance
tPZL, tPLZ, O.C.
ALL OTHER R1 500
Optional LS Load (GuaranteedNot Tested)

VCC DUT 50 pF*
R2 500
RL
*includes all probe and jig capacitance
CL
APPLICATIONS ASSISTANCE FORM

In the event that you have any questions or concerns about the performance of any Motorola device listed in this catalog, please contact your local Motorola sales office or the Motorola Help line for assistance. If further information is required, you can request direct factory assistance. Please fill out as much of the form as is possible if you are contacting Motorola for assistance or are sending devices back to Motorola for analysis. Your information can greatly improve the accuracy of analysis and can dramatically improve the correlation response and resolution time. Items 4 thru 8 of the following form contains important questions that can be invaluable in analyzing application or device problems. It can be used as a self-help diagnostic guideline or for a baseline of information gathering to begin a dialog with Motorola representatives. MOTOROLA Device Correlation/Component Analysis Request Form Please fill out entire form and return with devices to MOTOROLA INC., R&QA DEPT., 2200 W. Broadway, Mesa, AZ 85202. 1) Name of Person Requesting Correlation: Phone No: 2) Alternate Contact: 3) Device Type (user part number): 4) Industry Generic Device Type: 5) # of devices tested/sampled: # of devices in question*: # returned for correlation: * In the event of 100% failure, does Customer have other date codes of Motorola devices that pass inspection? Yes No Please specify passing date code(s) if applicable If none, does customer have viable alternate vendor(s) for device type? Yes No Alternate vendors name 6) Date code(s) and Serial Number(s) of devices returned for correlation If possible, please provide one or two good units (Motorolas and/or other vendor) for comparison: 7) Describe USER process that device(s) are questionable in: Incoming component inspection {test system = ?}: Design prototyping: Board test/burn-in: Other (please describe): 8) Please describe the device correlation operating parameters as completely as possible for device(s) in question: > Describe all pin conditions (e.g. floating, high, low, under test, stimulated but not under test, whatever ...), including any input or output loading conditions (resistors, caps, clamps, driving devices or devices being driven ...). Potentially critical information includes: Input waveform timing relationships Input edge rates Input Overshoot or Undershoot Magnitude and Duration Output Overshoot or Undershoot Magnitude and Duration > Photographs, plots or sketches of relevent inputs and outputs with voltages and time divisions clearly identified for all waveforms are greatly desirable. > VCC and Ground waveforms should be carefully described as these characteristics vary greatly between applications and test systems. Dynamic characteristics of Ground and VCC during device switching can dramatically effect input and internal operating levels. Ground & VCC measurements should be made as physically close to the device in question as possible. > Are there specific circumstances that seem to make the questionable unit(s) worse? Better? Temperature VCC Input rise/fall time Output loading (current/capacitance) Others > ATE functional data should include pattern with decoding key and critical parameters such as VCC, input voltages, Func step rate, voltage expected, time to measure. Job Title: Phone/Position: Company:
FAST Data Sheets

FAST AND LS TTL
MC54/74F00 QUAD 2-INPUT NAND GATE
QUAD 2-INPUT NAND GATE

VCC 14 13 12 11 10 9 8
FAST SCHOTTKY TTL
J SUFFIX CERAMIC CASE 632-08 1 2 3 4 5 6 7 GND

14 1
14 1
N SUFFIX PLASTIC CASE 646-06
14
D SUFFIX SOIC CASE 751A-02
ORDERING INFORMATION
MC54FXXJ MC74FXXN MC74FXXD Ceramic Plastic SOIC
GUARANTEED OPERATING RANGES

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 IOH IOL Output Current High Output Current Low 54, 74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 mA mA Unit V C
MC54/74F00
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 0.5 20 0.1 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current Total, Output HIGH Total, Output LOW 60 0.6 150 2.8 10.2 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, VIN = GND VCC = MAX, VIN = Open
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL Parameter Propagation Delay Propagation Delay Min 2.4 1.5 Max 5.0 4.3 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.0 1.5 Max 7.0 6.5 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 2.4 1.5 Max 6.0 5.3 Unit ns ns
MC54/74F02 QUAD 2-INPUT NOR GATE
QUAD 2-INPUT NOR GATE

VCC 14 13 12 11 10 9 8
FAST SCHOTTKY TTL

14 1

14 1
14 1

MC54/74F02
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 0.5 20 0.1 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current Total, Output HIGH Total, Output LOW 60 0.6 150 5.6 13 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, VIN = GND VCC = MAX, VIN = Note 3
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time, nor for more than 1 second. 3. Measured with one input high, one input low for each gate.
AC CHARACTERISTICS
MC54/74F04 HEX INVERTER
HEX INVERTER
FAST SCHOTTKY TTL
VCC 14 13 12 11 10 9 8

14 1

14 1
14

1

MC54/74F04
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL Parameter Propagation Delay Propagation Delay Min 2.4 1.5 Max 5.0 4.3 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.0 1.5 Max 7.0 6.5 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 2.4 1.5 MAX 6.0 5.3 Unit ns ns
MC54/74F08 QUAD 2-INPUT AND GATE
QUAD 2-INPUT AND GATE

VCC 14 13 12 11 10 9 8
FAST SCHOTTKY TTL

14 1
14 1
14

MC54/74F08
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, VIN = Open VCC = MAX, VIN = GND
AC CHARACTERISTICS
MC54/74F10 TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE

VCC 14 13 12 11 10 9 8
FAST SCHOTTKY TTL

14 1
14 1
14 1

MC54/74F10
AC CHARACTERISTICS
MC54/74F11 TRIPLE 3-INPUT AND GATE
TRIPLE 3-INPUT AND GATE

FAST SCHOTTKY TTL
VCC 14 13 12 11 10 9 8
J SUFFIX CERAMIC CASE 632-08

14 1
7 GND N SUFFIX PLASTIC CASE 646-06

1
14
14 1

MC54/74F11
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, VIN =Open VCC = MAX, VIN = GND
AC CHARACTERISTICS
SCHMITT TRIGGERS DUAL 4-INPUT NAND/HEX INVERTERS

The MC54/74F13 and MC54/74F14 contain logic gates/inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional inverters. Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed up slow input transitions and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. LOGIC AND CONNECTION DIAGRAMS
14
MC54/74F13 MC54/74F14
SCHMITT TRIGGERS DUAL 4-INPUT NAND/HEX INVERTERS

FAST SCHOTTKY TTL

1
MC54/74F13
VCC 14 D 13 C 12 N/C 11 B 10 A 9 O 8
14 1
1 A
2 B
3 N/C
4 C
5 D
6 O
7 GND
14 1
MC54/74F14
VCC 14 A 13 O 12 A 11 O 10 A 9 O 8
1 A
2 O
3 A
4 O
5 A
6 O
7 GND

MC54/74F13 MC54/74F14
Limits Symbol VT+ VT VT+VT VIH VIL VIK VOH Parameter Positive-Going Threshold Voltage Negative-Going Threshold Voltage Hysteresis Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IT+ IT IIH Output LOW Voltage Input Current at Positive-Going Threshold Input Current at Negative-Going Threshold Input HIGH Current 0.14 0.18 20 0.1 IIL IOS ICCH Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current Total, Output HIGH ICCL Power Supply Current Total, Output LOW F13 F14 F13 F14 60 4.5 13 7.0 23 0.6 150 8.5 22 10 32 mA VCC = MAX 2.5 2.7 0.5 Min 1.5 0.7 0.4 2.0 0.8 1.2 0.8 Typ Max 2.0 1.1 Unit V V V V V V V V V mA mA A mA mA mA Test Conditions VCC = 5.0 V VCC = 5.0 V VCC = 5.0 V Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.5 VCC = 4.75 VCC = MIN
VCC = 5.0 V, VIN = VT+ VCC = 5.0 V, VIN = VT VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V
AC CHARACTERISTICS (CL = 50 pF)

54/74F TA = +25C VCC = +5.0 V Symbol tPLH tPHL tPLH tPHL Propagation Delay F14 Parameter Propagation Delay F13 Min 3.5 3.0 3.5 3.0 Max 7.0 8.0 7.0 6.5 54F TA = 55C to +125C VCC = 5.0 V 10% Min 3.5 3.0 3.5 3.0 Max 9.0 9.5 9.0 8.0 74F TA = 0C to 70C VCC = 5.0 V 10% Min 3.5 3.0 3.5 3.0 Max 8.0 8.5 8.0 7.0 ns Unit ns
MC54/74F13 MC54/74F14
FUNCTION TABLE MC54/74F13
Inputs Output

Input A L H Output O H L
A
L X X X H
B
X L X X H
C
X X L X H
D
X X X L H
O
H H H H L
H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care
DUAL 4-INPUT NAND GATE
MC54/74F20

VCC 14
FAST SCHOTTKY TTL

13 12 11 10 9 8

14 1
14 1
14 1

MC54/74F20
AC CHARACTERISTICS
DUAL 4-INPUT AND GATE
MC54/74F21
CONNECTION DIAGRAM
VCC 14 13 12 11 10 9 8

FAST SCHOTTKY TTL

14 1
14 1
14 1

MC54/74F21
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, VIN = Open VCC = MAX, VIN = GND
AC CHARACTERISTICS
QUAD 2-INPUT OR GATE
MC54/74F32

VCC 14 13 12 11 10 9 8
FAST SCHOTTKY TTL

14 1
14 1
14 1

MC54/74F32
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, VIN = 4.5 V VCC = MAX, VIN = GND
AC CHARACTERISTICS
QUAD 2-INPUT NAND BUFFER
MC74F37

VCC 14 A 13 B 12 Y 11 A 10 B 9 Y 8
FAST SCHOTTKY TTL
J SUFFIX CERAMIC CASE 632-08 1 A 2 B 3 Y 4 A 5 B 6 Y 7 GND

14 1
14 1
14 1

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 15 64 Unit V C mA mA
MC74F37
Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 74 VOH VOL IIH Output HIGH Voltage 74 74 Output LOW Voltage Input HIGH Current 2.0 2.4 2.7 0.55 20 0.1 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current Total, Output HIGH Total, Output LOW 100 1.2 225 6 33 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V V A mA mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 15 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 64 mA VCC = 4 50 V 4.50 VCC = 4.75 V VCC = MIN
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL Parameter Propagation Delay Propagation Delay Min 1.5 1.0 Max 5.5 4.5 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 1.5 1.0 Max 6.5 5.0 Unit ns ns
FUNCTION TABLE
Inputs A L L H H
Output B L H L H Y H H H L
MC74F38 QUAD 2-INPUT NAND BUFFER, OPEN COLLECTOR

QUAD 2-INPUT NAND BUFFER, OPEN COLLECTOR
FAST SCHOTTKY TTL
VCC 14 A 13 B 12 Y 11 A 10 B 9 Y 8

14 1
1 A
2 B
3 Y
4 A
5 B
6 Y

1
14
14 1

Symbol VCC TA IOL Supply Voltage Operating Ambient Temperature Range Output Current Low Parameter 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 64 Unit V C mA
MC74F38
Limits Symbol VIH VIL VIK VOL IIH IIL IOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output LOW Voltage Input HIGH Current Input LOW Current Output HIGH Current Power Supply Current Total, Output HIGH Total, Output LOW Min 2.0 0.8 1.2 0.55 20 0.1 1.2 250 Typ Max Unit V V V V A mA mA A Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOL = 64 mA VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MIN, VIL = MAX VIH = MIN, VOH = MAX VCC = MAX, VIN = GND VCC = MAX, VIN = Open
ICC
7.0 30
mA mA
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL Propagation Delay Propagation Delay Parameter Min 7.5 1.0 Max 12.5 5.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 7.5 1.0 Max 13 5.5 Unit ns ns
FUNCTION TABLE
Inputs A L L H H
Output B L H L H Y H H H L
MC74F40 DUAL 4-INPUT NAND BUFFER
DUAL 4-INPUT NAND BUFFER

VCC 14 A 13 B 12 N/C 11 C 10 D 9 Y 8
FAST SCHOTTKY TTL
J SUFFIX CERAMIC CASE 632-08 1 A 2 B 3 N/C 4 C 5 D 6 Y 7 GND

14 1
14 1
14 1

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 15 64 Unit V C mA mA
MC74F40
Limits Symbol VIH VIL VIK VOH Output HIGH Voltage Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 74 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.0 2.4 2.7 0.55 20 0.1 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current Total, Output HIGH Total, Output LOW 100 1.2 225 4 17 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V V A mA mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 15 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 64 mA VCC = 4 50 V 4.50 VCC = 4.75 V VCC = MIN
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL Propagation Delay Propagation Delay Parameter Min 1.5 1.0 Max 6.0 5.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 1.5 1.0 Max 7.0 5.5 Unit ns ns
FUNCTION TABLE
Inputs A L X X X H B X L X X H C X X L X H D X X X L H Output Y H H H H L
MC54/74F51 DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATE

CONNECTION DIAGRAM
VCC 14 1C 13 1B 12 1F 11 1E 10 1D 9 1Y 8
DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATE

FAST SCHOTTKY TTL
1 1A
2 2A
3 2B
4 2C
5 2D
6 2Y
7 GND
14 1
FUNCTION TABLE
For 3-Input Gates Inputs A H X B H X C H X D X H Inputs E X H F X H Output 1Y L L H A H X For 2-Input Gates Inputs B H X C X H D X H Output 2Y L L H
14 1 14 1
All other combinations

All other combinations
LOGIC SYMBOL
1A 1 1B 12 1C 13 1D 9 1E 10 1F 11 2A 2 2B 3 8 2C 4 2D 5
1Y
2Y

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54,74 54 74 IOH IOL Output Current High Output Current Low 54, 74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 mA mA Unit V C
MC54/74F51
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 0.5 20 0.1 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Total Supply Current ICCH ICCL 60 1.8 5.5 0.6 150 3.0 7.5 mA Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VIN = GND VIN = 4.5 V VCC = MAX
AC ELECTRICAL CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL Parameter Propagation Delay A, B, C, D, E, F, to nY Min 2.0 1.0 Typ Max 5.5 4.0 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 1.5 1.0 Max 7.5 5.5 74F TA = 0C to + 70C VCC = 5.0 V 10% CL = 50 pF Min 1.5 1.0 Max 6.5 4.5 ns Unit
MC54/74F64 4-2-3-2-INPUT AND-OR-INVERT GATE

4-2-3-2-INPUT AND-OR-INVERT GATE
VCC 14 13 12 11 10 9 8
FAST SCHOTTKY TTL

14 1
14 1
14 1

MC54/74F64
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, VIN = GND VCC = MAX, VIN = Note 3
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time, nor for more than 1 second. 3. ICCL is measured with all inputs of one gate open and remaining inputs grounded.
AC CHARACTERISTICS
MC54/74F74 DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

The MC54/74F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input. DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP FAST SCHOTTKY TTL
ESD > 4000 Volts

14 1
CONNECTION DIAGRAM
VCC 14 CD2 13 D2 12 CP2 11 SD2 10 Q2 9 Q2 8
D1 CD1 Q1 CP1 SD1 Q1
CP2 SD2 Q2 D2 CD2 Q2

14

1
1 CD1
2 D1
3 CP1
4 SD1
5 Q1
6 Q1
7 GND
14 1
FUNCTION TABLE (Each Half)

Input @ tn D L H
Asynchronous Inputs: LOW Input to SD sets Q to HIGH level LOW Input to CD sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH H = HIGH Voltage Level L = LOW Voltage Level tn = Bit time before clock pulse tn + 1 = Bit time after clock pulse
Outputs @ tn + 1 Q L H Q H L
LOGIC SYMBOL
4 2 3 SD1 D1 Q1 CP1 Q1 CD1 1 VCC = PIN 14 GND = PIN 7 6
10 SD2 D2 Q2 CP2 Q2 CD2 13 8
12 11
MC54/74F74
LOGIC DIAGRAM
CP SD CD
NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 VOH VOL IIH Output HIGH Voltage Output LOW Voltage Input HIGH Current 74 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL Input LOW Current (CP and D Inputs) (CD and SD Inputs) IOS ICC Output Short Circuit Current (Note 2) Power Supply Current 60 10.5 0.6 1.8 150 16 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA mA VOUT = 0 V VCP = 0 V VCC = MAX VCC = MAX Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5V VCC = MAX VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN VCC = MAX
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges. 2. Not more then one output should be shorted at a time, nor for more than 1 second.
MC54/74F74
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay CPn to Qn or Qn Propagation Delay CDn or SDn to Qn or Qn Min 100 3.8 4.4 2.5 3.5 6.8 8.0 6.1 9.0 Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 100 3.8 4.4 2.5 3.5 8.5 10.5 8.0 11.5 Max 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 100 3.8 4.4 2.5 3.5 7.8 ns 9.2 7.1 ns 10.5 Max Unit MHz
AC OPERATING REQUIREMENTS
54/74F TA = +25C VCC = +5.0 V Symbol ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(L) trec Parameter Setup Time, HIGH or LOW Dn to CPn Hold Time, HIGH or LOW Dn to CPn CPn Pulse Width, HIGH or LOW CDn or SDn Pulse Width, LOW Recovery Time CDn or SDn to CP Min 2.0 3.0 1.0 1.0 4.0 5.0 4.0 2.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 3.0 4.0 2.0 2.0 4.0 6.0 4.0 3.0 Max 74F TA = 0C to +70C VCC = 5.0V 10% Min 2.0 3.0 ns 1.0 1.0 4.0 ns 5.0 4.0 2.0 ns ns Max Unit
MC54/74F85 4-BIT MAGNITUDE COMPARATOR

The MC54/74F85 is a 4-Bit Magnitude Comparator which compares two 4-Bit words (A0-A3, B0-B3), A3, B3 being the most significant inputs. Operation is not restricted to binary codes; the device will work with any monotonic code. Three Outputs are provided: A greater than B (0A > B), A less than B (0A < B), A equal to B (0A = B). Three Expander Inputs, IA > B, IA < B, IA = B, allow cascading without external gates. For proper compare operation, the Expander Inputs to the least significant position must be connected as follows: IA B = L, IA = B = H. For serial (ripple) expansion the 0A > B, 0A B and IA = B inputs of the next most significant comparator, as shown in Figure 1. Refer to applications section of data sheet for high speed method of comparing large words.
4-BIT MAGNITUDE COMPARATOR

FAST SCHOTTKY TTL
High Impedance NPN Base Inputs for Reduced Loading (20 A in

HIGH and LOW States) Magnitude Comparison of any Binary Words Serial or Parallel Expansion Without Extra Gating ESD > 4000 Volts CONNECTION DIAGRAM
VCC 16 A3 15 B2 14 A2 13 A1 12 B1 11 A0 10 B0 9
16 1

16 1
16
1 B3
2 IAB
5 A>B
6 A=B
7 A B3 A3 < B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A2, B2 X X A2 > B2 A2 < B2 A2 = B2 A2 = B2 A2 = B2 A2 = B2 A2 = B2 A2 = B2 A2 = B2 A2 = B2 A2 = B2 A2 = B2 A1, B1 X X X X A1 > B1 A1 < B1 A1 = B1 A1 = B1 A1 = B1 A1 = B1 A1 = B1 A1 = B1 A1 = B1 A1 = B1 A0, B0 X X X X X X A0 > B0 A0 < B0 A0 = B0 A0 = B0 A0 = B0 A0 = B0 A0 = B0 A0 = B0 IA > B X X X X X X X X H L L X H L Expansion Inputs IA B H L H L H L H L H L L L L H Outputs A<B L H L H L H L H L H L L L H A=B L L L L L L L L L L H H L L

Limits Symbol VIH VIL VIK VOH Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 0.5 20 0.1 IIL IOS Input LOW Current Output Short Circuit Current (Note 2) Total Supply Current ICC HIGH VIN = HIGH LOW An = Bn = IA-B = GND: IA>B = IA<B = 4.5 V 50 54 mA VCC = MAX 60 20 150 V A mA A mA Parameter Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA VCC = 4.50 V VCC = 4.75 V IOL = 20 mA, VCC = MIN VCC = MAX, VIN = 2.7 V VCC = 0 V, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V
MC54/74F85
(MSB) B23 A23 B22 A22 B21 A21 B20 A20 B19 A19 L B3 A3 B2 A2 B1 A1 B0 A0 IA B AB NC
B18 A18 B17 A17 B16 A16 B15 A15 B14 L A14
B3 A3 B2 A2 B1 A1 B0 A0 IA B AB NC
The parallel expansion scheme shown in Figure 1 demonstrates the most efficient general use of these comparators. In the parallel expansion scheme, the expansion inputs can be used as a fifth input bit position except on the least significant device which must be connected as in the Serial Scheme. The expansion inputs are used by labelling IA>B as an A input, IA<B as a B input and setting IA=B low. The F85 can be used as a 5-bit comparator only when the outputs are used to drive the (A0-A3) and (B0-B3) inputs of another F85 device. The parallel technique can be expanded to any number of bits as shown in Table 1.
B13 A13 B12 A12 B11 A11 B10 A10 B9 L A9
B3 A3 B2 A2 B1 A1 B0 A0 AB AB OUTPUTS
B8 A8 B7 A7 B6 A6 B5 A5 B4 L A4
Table 1 Word Length

14 Bits
Number of Packages
1 26 831
Typical Speeds 74F

12 ns 22 ns 34 ns
B3 A3 B2 A2 B1 A1 (LSB) B0 A0 L H L
B3 A3 B2 A2 B1 A1 B0 A0 IA B AB
525 Bits 25120 Bits
Figure 1. Comparison of Two 24-Bit Words
MC54/74F85
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter A or B Input to A < B, A > B Output A or B Input to A = B Output IAB Output IA=B Input to A = B Output IA>B and IA=B Input to A<B Output Min 6.0 6.0 5.5 7.0 3.0 3.0 2.5 3.5 3.0 3.0 Max 11 14 11.5 14 7.5 9.0 7.0 10 8.0 9.0 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 5.5 5.5 5.0 6.5 2.5 2.5 2.0 2.5 3.0 2.0 Max 14 16.5 15 15.5 10 11 10 13 10.5 10.5 74F TA = 0C to + 70C VCC = 5.0 V 10% CL = 50 pF Min 5.5 5.5 5.0 6.5 2.5 2.5 2.0 2.5 3.0 2.0 Max 13 ns 15.5 14 ns 14.5 9.0 ns 10 9.0 ns 12 9.5 ns 9.5 Unit
The expansion inputs IA>B, IA=B, and IAB, A=B, and AB, IA=B, and IA<B inputs of the next higher stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15 ns
is added with each additional stage. For proper operation the expansion inputs of the least significant word should be tied as follows: IA>B = LOW, IA=B = HIGH, and IA B (4) A1 (12) B1 (11) (7)
A>B
(6)
A=B
A<B
A0 (10) B0 (9)
Figure 2. Logic Diagram
MC54/74F86 QUAD 2-INPUT EXCLUSIVE-OR GATE

QUAD 2-INPUT EXCLUSIVE-OR GATE
FAST SCHOTTKY TTL
VCC 14 13 12 11 10 9 8

14 1

1
14
14 1

MC54/74F86
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) 60 15 Power Supply Current y 18 28 0.6 150 23 mA Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V 1-Input HIGH 1-Input LOW Inputs LOW VCC = MAX
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges. 2. Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay (Other Input LOW) Propagation Delay (Other Input HIGH) Min 3.0 3.0 3.5 3.0 Typ 4.0 4.2 5.3 4.7 Max 5.5 5.5 7.0 6.5 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.5 3.0 3.5 3.0 Max 7.0 7.0 8.5 8.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 3.0 3.5 3.0 Max 6.5 6.5 8.0 ns 7.5 ns Unit
MC54/74F109 DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

The MC54/74F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to F74 data sheet) by connecting the J and K inputs together.
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

FAST SCHOTTKY TTL
CONNECTION DIAGRAM
VCC CD2 16 15 CD CD1 J1 1 CD1 2 J1 J2 14 J K2 13 K CP2 SD2 11 12 CP SD Q2 10 Q Q Q1 7 Q1 8 GND
16 1 16 1
Q2 9
K1 3 K1
CP1 SD1 4 5
Q1 6 Q1
CP1 SD1

Input @ tn J L L H H
Output @ tn + 1 Q Q
16 1
K H L H L
No Change L H H L
MC54FXXXJ MC74FXXXN MC74FXXXD Ceramic Plastic SOIC
Toggles
LOGIC SYMBOL
5 2 4 3 J SD Q J
11 SD Q
14 12
10
CP K C Q D 1 7
CP K CD 15 Q 9
13
VCC = PIN 16 GND = PIN 8
MC54/74F109
LOGIC DIAGRAM (one half shown)
K J CP SD CD


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL Input LOW Current (J, K and CP Inputs) (CD and SD Inputs) IOS ICC Output Short Circuit Current (Note 2) Power Supply Current 60 11.7 0.6 1.8 150 17 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA mA VOUT = 0 V VCP = 0 V VCC = MAX VCC = MAX Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VCC = MAX VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN VCC = MAX
MC54/74F109
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 PF Symbol fmax tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay CPn to Qn or Qn Propagation Delay CDn or SDn to Qn or Qn Min 100 3.8 4.4 2.5 3.5 Typ 125 5.3 6.2 5.2 7.0 7.0 8.0 7.0 9.0 Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 PF Min 70 3.8 4.4 2.5 3.5 9.0 10.5 9.0 11.5 Max 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 PF Min 90 3.8 4.4 2.5 3.5 8.0 ns 9.2 8.0 ns 10.5 Max Unit MHz
54/74F TA = +25C VCC = +5.0 V Symbol ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(L) trec Parameter Setup Time, HIGH or LOW Jn or Kn to CPn Hold Time, HIGH or LOW Jn or Kn to CPn CPn Pulse Width, HIGH or LOW CDn or SDn Pulse Width, LOW Recovery Time CDn or SDn to CP Min 3.0 3.0 1.0 1.0 4.0 5.0 4.0 2.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 3.0 3.0 1.0 1.0 4.0 5.0 4.0 2.0 Max 74F TA = 0C to +70C VCC = 5.0 V 10% Min 3.0 3.0 ns 1.0 1.0 4.0 ns 5.0 4.0 2.0 ns ns Max Unit
MC74F112 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

The MC74F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on SD or CD prevents clocking and forces Q or Q HIGH, respectively. Simultaneous LOW signals on SD and CD force both Q and Q HIGH. CONNECTION DIAGRAM
VCC CD1 CD2 CP2 16 15 14 13 K2 12 J2 11 SD2 10 Q2 9
16 1
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

FAST SCHOTTKY TTL
C K D Q CP J Q SD 1 CP1 2 K1 3 J1 4 SD1 5 Q1
S J D Q CP K Q CD 6 Q1 7 Q2 8 GND
16

1

Inputs @ tn J L L H H
Output @ tn + 1 Q Qn L H Qn
16 1
K L H L H
LOGIC SYMBOL
4 3 1 2 J SD J
10 SD
11 13
CP K Q 6
CP K CD 14 Q 7
12
15 VCC = PIN 16 GND = PIN 8
MC74F112
LOGIC DIAGRAM (one half shown)
CD J CP
SD K

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 1.0 20 Unit V C mA mA

Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 74 VOH VOL IIH Output HIGH Voltage Output LOW Voltage Input HIGH Current 74 2.5 2.7 3.4 3.4 0.35 0.5 20 100 Input LOW Current (J and K Inputs) IIL (CP Inputs) (CD and SD Inputs) IOS ICC Output Short Circuit Current (Note 2) Power Supply Current 60 12 0.6 2.4 3.0 150 19 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA mA mA VCC = MAX, VOUT = 0 V VCC = MAX, VCP = 0 V VCC = MAX, VIN = 0.5 V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V
MC74F112
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 PF Symbol fmax tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay CPn to Qn or Qn Propagation Delay CDn or SDn to Qn or Qn Min 110 2.0 2.0 2.0 2.0 6.5 6.5 6.5 6.5 2.0 2.0 2.0 2.0 7.5 ns 7.5 7.5 ns 7.5 Max 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 PF Min Max Unit MHz
74F TA = +25C VCC = +5.0 V Symbol ts (H) ts (L) th (H) th (L) tw (H) tw (L) tw (L) trec Parameter Setup Time, HIGH or LOW Jn or Kn to CPn Hold Time, HIGH or LOW Jn or Kn to CPn CPn Pulse Width, HIGH or LOW CDn or SDn Pulse Width, LOW Recovery Time CDn or SDn to CP Min 4.0 3.0 0 0 4.5 4.5 4.5 4.0 Typ Max 74F TA = 0C to +70C VCC = 5.0 V 10% Min 4.0 3.0 ns 0 0 4.5 ns 4.5 4.5 5.0 ns ns Max Unit
MC54/74F125 MC54/74F126 3-STATE QUAD BUFFERS

High Impedance NPN Base Inputs for Reduced Loading QUAD BUFFERS, 3-STATE
MC54/74F125
VCC 14 4C 13 4A 12 4Y 11 3C 10 3A 9 3Y 8
FAST SHOTTKY TTL

14
1 1C
2 1A
3 1Y
4 2C
5 2A
6 2Y
7 GND
MC54/74F126
VCC 14 4C 13 4A 12 4Y 11 3C 10 3A 9 3Y 8
14 1
14 1
1 1C
2 1A
3 1Y
4 2C
5 2A
6 2Y
7 GND

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 IOH IOL Output Current High 54 74 Output Current Low 54 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 12 15 48 64 mA mA Unit V C
MC54/74F125 MC54/74F126
Function Table MC54/74F125

Inputs C L L H A L H X Output Y L H Z
Function Table MC54/74F126

Inputs C H H L A L H X Output Y L H Z L = LOW Voltage Level H = HIGH Voltage Level X = Dont Care Z = High Impedance (off)

Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54,74 74 VOH Output HIGH Voltage 54 74 54 VOL IOZH IOZL IIH Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.55 50 50 20 100 IIL IOS Input LOW Current Output Short Cirucuit Current Note 2 ICCH F125 ICCL ICCZ ICC F126 ICCH ICCL ICCZ 100 20 225 24 40 35 mA 30 48 39 VCC = MAX A A mA V A A 2.0 2.0 0.55 V V V 2.4 2.7 3.4 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 12 mA IOH = 15 mA IOL = 48 mA IOL = 64 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = GND VCC = MAX VCC = MAX VCC = MAX VCC = 0 V VCC = MAX VCC = MAX VCC = MAX VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = 4.50 V
MC54/74F125 MC54/74F126
54/74F TA = +25 C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay, nA to nY Output Enable Time to HIGH and LOW level Output Disable Time from HIGH and LOW level Propagation Delay, nA to nY Output Enable Time to HIGH and LOW level Output Disable Time from HIGH and LOW level F126 F125 Min 1.5 3.0 3.0 3.0 1.5 1.5 1.5 3.0 3.0 3.0 2.0 3.0 Typ 4.0 5.5 5.5 6.0 3.5 3.5 4.0 5.5 6.0 6.0 4.5 5.5 Max 6.0 7.5 7.5 8.0 5.0 5.5 6.5 8.0 7.5 8.0 6.5 7.5 54F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 1.5 3.0 3.0 3.0 1.5 1.5 1.5 3.0 3.0 3.0 2.0 3.0 Max 7.5 9.0 9.5 10 7.0 7.0 8.0 9.5 9.5 9.5 8.5 9.0 74F TA = 0C to + 70C VCC = 5.0 V 10% CL = 50 pF Min 1.5 3.0 3.0 3.0 1.5 1.5 1.5 3.0 3.0 3.0 2.0 3.0 Max 6.5 8.0 8.5 9.0 6.0 6.0 7.0 8.5 8.5 8.5 7.5 8.0 ns ns ns ns ns Unit ns
MC54/74F132 QUAD 2-INPUT NAND SCHMITT TRIGGER

The MC54/74F132 contains four 2-input NAND gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional NAND gates. Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed up slow input transitions and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input threshold (typically 800 mV) is determined by resistor ratios and is essentially insensitive to temperature and supply voltage variations.
QUAD 2-INPUT NAND SCHMITT TRIGGER

FAST SHOTTKY TTL

14 1
VCC 14
A 13
B 12
Y 11
A 10
B 9
Y 8
14 1
14
1 A
2 B
3 Y
4 A
5 B
6 Y
7 GND

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54,74 54 74 IOH IOL Output Current High Output Current Low 54,74 54,74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 mA mA Unit V C
FUNCTION TABLE
Inputs A B L L H L L H H H H = HIGH Voltage level L= LOW voltage level Output Y H H H L
MC54/74F132
Limits Symbol VT+ VT VT+VT VIH VIL VIK VOH VOL IT+ IT IIH Parameter Positive-Going Threshold Voltage Negative-Going Threshold Voltage Hysteresis Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54,74 74 Output LOW Voltage Input Current at Positive-Going Threshold Input Current at Negative-Going Threshold Input HIGH Current 0 350 20 0.1 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Total, Supply Current ICCH ICCL 60 8.5 13 0.6 150 12 19.5 2.5 2.7 0.5 Min 1.5 0.7 0.4 2.0 0.8 1.2 0.8 Typ Max 2.0 1.1 Unit V V V V V V V V V A A A mA mA mA mA VCC = 5.0 V VCC = 5.0 V VCC = 5.0 V Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN Test Conditions
VCC = 5.0 V, VIN = VT+ VCC = 5.0 V, VIN = VT VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VIN = GND VIN = 4.5 V VCC = MAX
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL Parameter Propagation delay A, B to Y Min 3.5 3.0 Typ 5.5 5.0 Max 7.0 6.5 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.5 3.0 Max 9.0 8.0 74F TA = 0C to +70C VCC = 5.0V 10% CL = 50 pF Min 3.5 3.0 Max 8.0 7.0 Unit ns
MC54/74F138 1-OF-8 DECODER/ DEMULTIPLEXER

The MC54/74F138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three F138 devices or to a 1-of-32 decoder using four F138s and one inverter. Demultiplexing Capability Multiple Input Enable for Easy Expansion Active Low Mutually Exclusive Outputs Input Clamp Diodes Limit High-Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 O0 15 O1 14 O2 13 O3 12 O4 11 O5 10 O6 9
16 1
1-OF-8 DECODER/ DEMULTIPLEXER

FAST SHOTTKY TTL
16

1
1 A0
2 A1
3 A2
4 E1
5 E2
6 E3
7 O7
8 GND
16 1
LOGIC DIAGRAM
A2
3 2
VCC = PIN 16 GND = PIN 8 = PIN NUMBERS MC54FXXXJ MC74FXXXN MC74FXXXD Ceramic Plastic SOIC
A1
1
A0
4
E1 E2 E3
5 6
LOGIC SYMBOL
1 2 3 456
1 2 3
A0 A1 A2 O0 O1 O2 O3 O4 O5 O6 O7
10
11
12
13
14
15
15 14 13 12 11 10 9 7 O0 VCC = PIN 16 GND = PIN 8
O7
O6
O5
O4
O3
O2
O1
MC54/74F138
Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 Output Current High Output Current Low 54, 74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 mA mA Unit V C

Limits Symbol VIH VIL VIK VOH VOL IIH IIL IOS ICC Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 Output LOW Voltage Input HIGH Current 2.5 2.7 0.5 20 0.1 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 0.6 150 20 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX
AC CHARACTERISTICS
54/74F TA = +25 C Levels of Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, Address to Output Enable to Output E1 or E2 Enable to Output E3 3 2 Delay 3 VCC = +5.0 V CL = 50 pF Min 3.0 3.0 3.5 3.0 4.0 3.5 Max 7.5 8.0 7.0 7.0 8.0 7.5 54F TA = +25C to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.0 3.0 3.5 3.0 4.0 3.5 Max 12 9.5 11 8.0 12.5 8.5 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 3.0 3.5 3.0 4.0 3.5 Max 8.5 9.0 8.0 7.5 9.0 8.5 ns ns Unit ns
FUNCTIONAL DESCRIPTION The decoder accepts three binary weighted inputs (AO, A1, A2) and when enabled provides eight mutually exclusive active LOW outputs (O0O7). The F138 features three Enable inputs, two active LOW (E1, E2) and one active HIGH (E3). All outputs will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four F138s and one inverter. The F138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW states.
MC54/74F138
FUNCTION TABLE
Inputs E1 H X X L L L L L L L L E2 X H X L L L L L L L L E3 X X L H H H H H H H H A0 X X X L H L H L H L H A1 X X X L L H H L L H H A2 X X X L L L L H H H H O0 H H H L H H H H H H H O1 H H H H L H H H H H H O2 H H H H H L H H H H H Outputs O3 H H H H H H L H H H H O4 H H H H H H H L H H H O5 H H H H H H H H L H H O6 H H H H H H H H H L H O7 H H H H H H H H H H L
A0 A1 A2 FO4 A3 A4 H
123 A0 A1 A2 E A0 A1 A2 123 E A 0 A 1 A2 123 E A0 A1 A2 123 E
F138
O0 O1 O2 O3 O4 O5 O6 O7
F138
O0 O1 O2 O3 O4 O5 O6 O7
F138
O0 O1 O2 O3 O4 O5 O6 O7
F138
O0 O1 O2 O3 O4 O5 O6 O7
O0
O31
MC54/74F139 DUAL 1-OF-4 DECODER

The MC54/74F139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the F139 can be used as a function generator providing all four miniterms of two variables.
DUAL 1-OF-4 DECODER

FAST SHOTTKY TTL
Multifunction Capability Two Completely Independent 1-of-4 Decoders Active Low Mutually Exclusive Outputs Input Clamp Diodes Limit High-Speed Termination Effects
CONNECTION DIAGRAM
VCC 16 Eb 15 A0b 14 A1b 13 O0b 12 O1b 11 O2b 10 O3b 9

16 1
16 1
1 Ea
2 A0a
3 A1a
4 O0a
5 O1a
6 O2a
7 O3a
8 GND
16 1
ORDERING INFORMATION LOGIC DIAGRAM

Ea
1 2
A0a A1a
3
Eb
15
A0b A1b
14 13
MC54FXXXJ MC74FXXXN MC74FXXXD
Ceramic Plastic SOIC
LOGIC SYMBOL
1 2 3 15 14 13
A0 A1
A0 A1
O0 O1 O2 O3
O0 O1 O2 O3
12
11
10
4 5 6 7 O3b
12 11 10 9
O0a
O1a
O2a
O3a
O0b
O1b
O2b
VCC = Pin 16 GND = Pin 8
VCC = PIN 16 GND = PIN 8 = PIN NUMBERS
MC54/74F139
Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 Output Current High Output Current Low 54, 74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 mA mA Unit V C

Limits Symbol VIH VIL VIK VOH VOL IIH IIL IOS ICC Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Current 54, 74 74 2.5 2.7 0.5 20 0.1 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current -60 0.6 150 20 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay, Address to Output Enable to Output Min 3.5 3.5 3.5 2.5 Max 7.0 8.0 7.0 6.5 54F TA = -55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.5 3.5 3.0 2.5 Max 12.0 9.5 9.0 8.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 3.5 3.5 2.5 Max 8.5 9.0 8.0 7.5 ns Unit ns
FUNCTIONAL DESCRIPTION The F139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accepts two binary weighted inputs (AO, A1) and provide four mutually exclusive active LOW outputs (O0-O3). Each decoder has an active LOW Enable (E). When E is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the F139 generates all four miniterms of two variables. These four miniterms are useful in some applications, replacing multiple gate functions as shown in Figure 1, and thereby reducing the number of packages required in a logic network.
MC54/74F139
FUNCTION TABLE
Inputs E H L L L L A0 X L H L H A1 X L L H H O0 H L H H H O1 H H L H H Outputs O2 H H H L H O3 H H H H L
E A0 A1 E A0 A1 E A0 A1 E A0 A1
O0
O1
E A0 A1 E A0 A1 E A0 A1 E A0 A1
O0
O1
O2
O2
O3
O3
Figure 1.
MC54/74F148 8-LINE TO 3-LINE PRIORITY ENCODER

The MC54/74F148 provides three bits of binary coded output representing the position of the highest order active input, along with an output indicating the presence of any active input. It is easily expanded via input and output enables to provide priority encoding over many bits. Encodes Eight Data Lines in Priority Provides 3-Bit Binary Priority Code Input Enable Capability Signals When Data Present on Any Input Cascadable for Priority Encoding of n Bits
8-LINE TO 3-LINE PRIORITY ENCODER

FAST SHOTTKY TTL
CONNECTION DIAGRAM DIP (TOP VIEW)

VCC 16 EO 15 GS 14 I3 13 I2 12 I1 11 I0 10 A0 9
16 1
16

1
1 I4
2 I5
3 I6
4 I7
5 E1
6 A2
7 A1
8 GND
LOGIC DIAGRAM
16
(10) I0 I1 (11) (15) (14) EO GS
I2 I3 I4
(12) (9) (13) A0
LOGIC SYMBOL
(1) (7) I5 (2) A1 I0 I1 I2 I3 I4 I5 I6 I7 E1 EO I7 E1
10 11 12 13 1
4 5
I6
(3)
A0
A1
A2
GS
(4) (5)
(6) A2 15 9 7 6 14
MC54/74F148
FUNCTIONAL DESCRIPTION The F148 8-input priority encoder accepts data from eight active LOW inputs (I0I7) and provides a binary representation on the three active LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input (E1) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing FUNCTION TABLE
Inputs E1 H L L L L L L L L L I0 X H X X X X X X X L I1 X H X X X X X X L H I2 X H X X X X X L H H I3 X H X X X X L H H H LSB 0 1 2 3 4 5 6 7 E1 F148 A0 A1 A2 GS EO A0 0 I4 X H X X X L H H H H I5 X H X X L H H H H H I6 X H X L H H H H H H I7 X H L H H H H H H H GS H H L L L L L L L L A0 H H L H L H L H L H Outputs A1 H H L L H H L L H H A2 H H L L L L H H H H EO H L H H H H H H H H MSB 1 2 3 4 5 6 7 E1 F148 A1 A2 GS
erroneous information at the outputs. A Group Signal output (GS) and Enable Output (EO) are provided along with the three priority data outputs (A2, A1, A0). GS is active LOW when any input is LOW; this indicates when any input is active. EO is active LOW when all inputs are HIGH. Using the Enable Output along with the Enable Input allows cascading for priority encoding on any number of input signals. Both EO and GS are in the inactive HIGH state when the Enable Input is HIGH.
H = HIGH Voltage Level; L = LOW Voltage Level; X = Dont Care
ENABLE
A0
A1
A2
A3
FLAG
Figure 1. Application: 16-Input Priority Encoder
MC54/74F148
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL IOS ICC I0, E1 I1I7 Output Short Circuit Current (Note 2) Power Supply Current -60 23 0.6 1.2 150 35 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA mA VCC = MAX, VIN = 0 5 V MAX 0.5 VCC = MAX, VOUT = 0 V VCC = MAX, VIN = 4.5 V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay In to An Propagation Delay In to EO Propagation Delay In to GS Propagation Delay E1 to An Propagation Delay E1 to GS Propagation Delay E1 to EO Min 3.5 4.0 2.5 2.0 3.0 2.0 3.5 3.0 2.5 3.0 3.0 4.5 Typ 7.0 8.0 5.0 5.5 7.0 6.0 6.5 6.0 5.0 6.0 5.5 8.0 Max 9.0 10.5 6.5 7.5 9.0 8.0 8.5 8.0 7.0 7.5 7.0 10.5 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.5 4.0 2.5 2.0 3.0 2.0 3.5 3.0 2.5 3.0 3.0 4.5 Max 11 13 8.5 9.5 11 10 10.5 10 9.0 10 9.0 13 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.5 4.0 2.5 2.0 3.0 2.0 3.5 3.0 2.5 3.0 3.0 4.5 Max 10 ns 12 7.5 ns 8.5 10 ns 9.0 9.5 ns 9.0 8.0 ns 8.5 8.0 ns 12 Unit
MC54/74F151 8-INPUT MULTIPLEXER

The MC54/74F151 is a high-speed 8-input digital multiplexer. It provides in one package, the ability to select one line of data from up to eight sources. The F151 can be used as a universal function generator to generate any logic function of four variables. Both asserted and negated outputs are provided. The F151 is a logic implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S0, S1, S2. The Enable input (E) is active LOW. The logic function provided at the output is: Z = E (I0 S0 S1 S2 + I1 S0 S1 S2 + I2 S0 S1 S2 + I3 S0 S1 S2 + I4 S0 S1 S2 + I5 S0 S1 S2 + I6 S0 S1 S2 + I7 S0 S1 S2) CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 I4 15 I5 14 I6 13 I7 12 S0 11 S1 10 S2 9
16 1
8-INPUT MULTIPLEXER
FAST SHOTTKY TTL
16 1
1 I3
2 I2
3 I1
4 I0
5 Z
6 Z
7 E
8 GND D SUFFIX SOIC CASE 751B-03
LOGIC DIAGRAM
I0 S2 S1 S0 E I1 I2 I3 I4 I5 I6 I7
16 1
LOGIC SYMBOL
Z Z 12 13 14 15 1 2 3 4 7 I7 I6 I5 Z I4 I3 I2 I1 Z I0 ES S S 0 1 2 11 10 9 VCC = PIN 16 GND = PIN 8
FUNCTION TABLE
Inputs E H L L L L L L L L S2 X L L L L H H H H S1 X L L H H L L H H S0 X L H L H L H L H Z H I0 I1 I2 I3 I4 I5 I6 I7 Outputs Z L I0 I1 I2 I3 I4 I5 I6 I7
MC54/74F151

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 13.5 0.6 150 21 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, VIN = 4.5 V
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Sn to Z Propagation Delay Sn to Z Propagation Delay E to Z Propagation Delay E to Z Propagation Delay In to Z Propagation Delay In to Z Min 4.0 3.2 4.5 4.5 3.0 3.0 5.0 3.5 2.5 1.5 3.0 3.0 Max 8.0 6.1 13 9.0 6.1 8.5 9.5 7.0 5.7 4.0 9.5 6.5 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.5 3.0 3.0 4.0 2.5 2.5 3.0 3.0 2.5 1.5 2.5 3.0 Max 10 8.0 17.5 11.5 7.5 10.5 14.5 9.5 7.5 6.0 11.5 8.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.5 3.2 4.0 4.0 2.5 2.5 4.0 3.5 2.5 1.5 2.5 3.0 Max 9.0 ns 7.0 14 ns 10.5 7.0 ns 10 11 ns 8.0 6.5 ns 5.0 11 7.5 ns Unit
MC54/74F153 DUAL 4-INPUT MULTIPLEXER

The MC54/74F153 is a high-speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the F153 can generate any two functions of three variables. CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 Eb 15 S0 14 I3b 13 I2b 12 I1b 11 I0b 10 Zb 9
DUAL 4-INPUT MULTIPLEXER

FAST SHOTTKY TTL

16
1 Ea
2 S1
3 I3a
4 I2a
5 I1a
6 I0a
7 Za
8 GND
LOGIC DIAGRAM
Ea I0a
1 6 5
I1a
4
I2a
3
I3a
2
S1
14
S0
10
I0b
11
I1b
12
I2b
13
I3b Eb
15
16 1
16 1
Za
Zb

MC54/74F153
FUNCTIONAL DESCRIPTION The MC54/74F153 is a Dual 4-Input Multiplexer. It can select two bits of data from up to four sources under the control of the common Select Inputs (S0, S1). The two 4-input multiplexer circuits have individual active LOW Enables (Ea, Eb) which can be used to strobe the outputs independently. When the Enables (Ea, Eb) are HIGH, the corresponding outputs (Za, Zb) are forced LOW. The F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below: FUNCTION TABLE
Select Inputs S0 X L L H H L L H H S1 X L L L L H H H H E H L L L L L L L L Inputs (a or b) I0 X L H X X X X X X I1 X X X L H X X X X I2 X X X X X L H X X I3 X X X X X X X L H Output Z L L H L H L H L H
Za = Ea (I0a S1 S0 + I1a S1 S0 + I2a S1 S0 + I3a S1 S0) Zb = Eb (I0b S1 S0 + I1b S1 S0 + I2b S1 S0 + I3b S1 S0) The F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is as a function generator. The F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 0.5 20 0.1 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 0.6 150 20 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA, VCC = MIN IOL = 1.0 mA IOL = 1.0 mA IOL = 20 mA VCC = 4.50V VCC = 4.75 V VCC = MIN
VIN = 2.7 V, VCC = MAX VIN = 7.0 V, VCC = MAX VIN = 0.5 V, VCC = MAX VOUT = 0 V, VCC = MAX VIN = GND, VCC = MAX
MC54/74F153
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Sn to Zn Propagation Delay En to Zn Propagation Delay In to Zn Min 4.5 3.5 4.5 3.0 3.0 3.0 Max 10.5 9.0 9.0 7.0 7.0 6.5 54F TA = -55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 4.5 3.5 4.5 2.5 2.5 2.5 Max 14 11 11.5 9.0 9.0 8.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 4.5 3.5 4.5 2.5 3.0 2.5 Max 12 10.5 10.5 8.0 8.0 7.5 ns ns Unit ns
MC74F157A QUAD 2-INPUT MULTIPLEXER

The MC74F157A is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The F157A can also be used to generate any four of the 16 different functions to two variables. AC Enhanced Version of the F157 CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 E 15 I0c 14 I1c 13 Zc 12 I0d 11 I1d 10 Zd 9 J SUFFIX CERAMIC CASE 620-09
16 1
QUAD 2-INPUT MULTIPLEXER

FAST SHOTTKY TTL
1 S
2 I0a
3 I1a
4 Za
5 I0b
6 I1b
7 Zb

1
LOGIC DIAGRAM
I0a I1a I0b I1b I0c I1c I0d I1d E S
16
16 1
Za
Zb
Zc
Zd
LOGIC SYMBOL
1
FUNCTION TABLE
Inputs E H L L L L S X H H L L I0 X X X L H I1 X L H X X Output Z L L H L H 9 VCC = PIN 16 GND = PIN 8 Zd 12 Zc 7 4 Za Zb
S E I0a I1a I0b I1b I0c I1c I0d I1d 15 2 3 5 6 14 13 11 10
MC74F157A

Limits Symbol VIH VIL VIK VOH VOL IIH IIL IOS ICC Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 74 74 Output LOW Voltage Input HIGH Current 2.7 2.5 0.35 0.5 20 100 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 15 0.6 150 23 V A A mA mA mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V All Inputs = 4.5 V VCC = MAX VCC = MAX VCC = MAX 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA VCC = MIN VCC = 4.75 V VCC = 4.50 V VCC = MIN VCC = MAX
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL Propagation Delay S to Zn Propagation Delay E to Zn Propagation Delay In to Zn Parameter Min 3.5 3.0 3.5 2.5 2.0 2.5 Max 10 7.0 9.5 6.5 6.0 5.5 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.5 3.0 3.5 2.5 2.0 2.0 Max 11 8.0 11 7.0 6.5 7.0 ns ns Unit ns
FUNCTIONAL DESCRIPTION The F157A is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (E) is active LOW. When E is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The F157A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below: Za = E (I1a S + I0a S) Zc = E (I1c S + I0c S) A common use of the F157A is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F157A can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic. Zb = E (I1b S + I0b S) Zd = E (I1d S + I0d S)
MC74F158A QUAD 2-INPUT MULTIPLEXER

The MC74F158A is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The F158A can also generate any four of the 16 different functions of two variables. AC Enhanced Version of the F158 CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 E 15 I0c 14 I1c 13 Zc 12 I0d 11 I1d 10 Zd 9 J SUFFIX CERAMIC CASE 620-09
16 1

FAST SHOTTKY TTL
1 S
2 I0a
3 I1a
4 Za
5 I0b
6 I1b
7 Zb
8 GND
16
LOGIC DIAGRAM
I0a I1a I0b I1b I0c I1c I0d I1d E S

1
16 1
LOGIC SYMBOL
Za Zb Zc Zd 1
FUNCTION TABLE
Inputs E H L L L L S X L L H H I0 X L H X X I1 X X X L H Output Z H H L H L 9 VCC = PIN 16 GND = PIN 8 Zd 12 4 7 Za Zb Zc
S E I0a I1a I0b I1b I0c I1c I0d I1d 15 2 3 5 6 14 13 11 10
MC74F158A

Limits Symbol VIH VIL VIK VOH VOL IIH IIL IOS ICC Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 74 74 Output LOW Voltage Input HIGH Current 2.7 2.5 0.35 0.5 20 100 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current (Note 3) 60 10 0.6 150 15 V A A mA mA mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V VCC = MAX VCC = MAX 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA VCC = MIN VCC = 4.75 V VCC = 4.50 V VCC = MIN VCC = MAX
VCC = MAX, VIN = HIGH
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges. 2. Not more than one output should be shorted at a time, nor for more than 1 second. 3. ICC measured with outputs open and 4.5 V applied to all inputs.
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL Propagation Delay S to Z Propagation Delay E to Zn Propagation Delay In to Z Parameter Min 3.0 2.5 2.5 2.0 2.0 1.0 Max 8.5 6.5 6.0 6.0 5.9 4.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 2.5 2.0 2.0 1.0 Max 9.5 7.0 7.0 6.5 7.0 4.5 ns ns Unit ns
FUNCTIONAL DESCRIPTION The F158A quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (E) is active LOW. When E is HIGH, all of the outputs (Z) are forced HIGH regardless of all other inputs. The F158A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. A common use of the F158A is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F158A can generate four functions of two variables with one variable in common. This is useful for implementing gating functions.
SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER

The MC74F160A and MC74F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74F160A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74F162A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. Synchronous Counting and Loading High-Speed Synchronous Expansion Typical Count Rate of 120 MHz CONNECTION DIAGRAM
VCC 16 TC 15 Q0 14 Q1 13 Q2 12 Q3 11 CET 10 PE 9
MC74F160A MC74F162A
SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER

FAST SHOTTKY TTL

16 1
16 1
1 *R
2 CP
4 P1
5 P2
6 P3
7 CEP
8 GND
16 1
P0 *MR for MC74F160A *SR for MC74F162A
FUNCTION TABLE
SR L H H H H PE X L H H H CET X X H L X CEP X X H X L ACTION ON THE RISING CLOCK EDGE ( Reset (Clear) Load (Pn Qn) Count (Increment) No Change (Hold) No Change (Hold) )
MC74FXXXAJ MC74FXXXAN MC74FXXXAD Ceramic Plastic SOIC
LOGIC SYMBOL
9 3 4 5 6
STATE DIAGRAM
0 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8
7 10 2
PE P0 P1 P2 P3 CEP TC CET CP *R Q0 Q1 Q2 Q3 1 14 13 12 11
15
VCC = PIN 16 GND = PIN 8 *MR for MC74F160A *SR for MC74F162A
MC74F160A MC74F162A
LOGIC DIAGRAM
P0 PE MC74F160A CEP CET MC74F162A ONLY TC MC74F162A P1 P2 P3
CP
CP MC74F160A ONLY Q0
CP D CP D CD Q Q Q0 DETAIL A DETAIL A DETAIL A
MR (MC74F160A)
DETAIL A
SR (MC74F162A)
Q0
Q1
Q2
Q3
FUNCTIONAL DESCRIPTION The MC74F160A and MC74F162A count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus, all changes of the Q outputs (except due to Master Reset of the MC74F160A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (MC74F160A), synchronous reset (MC74F162A), parallel load, count-up and hold. Five control inputs Master Reset (MR, MC74F160A), Synchronous Reset (SR, MC74F162A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) determine the mode of operation, as shown in the Function Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR (MC74F160A) or SR (MC74F162A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting. The MC74F160A and MC74F162A use D-type edge-triggered flip-flops and changing the SR, PE, CEP, and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.
MC74F160A MC74F162A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 0.1 IIL IOS ICC Input LOW Current MR, Data, CEP, Clock PE, CET, SR Output Short Circuit Current (Note 2) Power Supply Current 60 37 0.6 1.2 150 55 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC74F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters, or registers. In the MC74F160A and
MC74F162A decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram. Logic Equations: Count Enable = CEP CET PE TC = Q0 Q1 Q2 Q3 CET
MC74F160A MC74F162A
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL tPHL Parameter Maximum Count Frequency Propagation Delay, Count CP to Qn (PE Input HIGH) Propagation Delay CP to Qn (PE Input LOW) Propagation Delay CP to TC Propagation Delay CET to TC Propagation Delay MR to Qn (MC74F160A) Propagation Delay MR to TC (MC74F160A) Min 100 3.5 3.5 3.5 4.0 5.0 4.5 2.5 2.5 5.5 4.5 7.5 10 8.5 8.5 14 14 7.5 7.5 12 10.5 Max Min 90 3.5 3.5 3.5 4.0 5.0 4.5 2.5 2.5 5.5 4.5 8.5 11 9.5 9.5 15 15 8.5 8.5 13 11.5 ns ns ns ns ns 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Max Unit MHz
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) tH(L) tw(H) tw(L) tw(H) tw(L) tw(L) trec Parameter Setup Time, HIGH or LOW Pn to CP Hold Time, HIGH or LOW Pn to CP Setup Time, HIGH or LOW PE or SR to CP Hold Time, HIGH or LOW PE or SR to CP Setup Time, HIGH or LOW CEP or CET to CP Hold Time, HIGH or LOW CEP or CET to CP Clock Pulse Width (Load) HIGH or LOW Clock Pulse Width (Count) HIGH or LOW MR Pulse Width, LOW (MC74F160A) Recovery Time, MR to CP (MC74F160A) Min 5.0 5.0 2.0 2.0 11 8.5 2.0 0 11 5.0 0 0 5.0 5.0 4.0 6.0 5.0 6.0 Max Min 5.0 5.0 2.0 2.0 11.5 9.5 2.0 0 11.5 5.0 0 0 5.0 5.0 4.0 7.0 5.0 ns 6.0 ns ns ns ns ns 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Max Unit
SYNCHRONOUS PRESETTABLE BINARY COUNTER

The MC74F161A and MC74F163A are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74F161A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74F163A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. Synchronous Counting and Loading High-Speed Synchronous Expansion Typical Count Frequency of 120 MHz CONNECTION DIAGRAM
16
MC74F161A MC74F163A
SYNCHRONOUS PRESETTABLE BINARY COUNTER

FAST SHOTTKY TTL

1
VCC 16
TC 15
Q0 14
Q1 13
Q2 12
Q3 11
CET 10
PE 9
16 1
1 *R
2 CP
3 P0
4 P1
5 P2
6 P3
7 CEP
8 GND
16 1
*MR for MC74F161A *SR for MC74F163A
FUNCTION TABLE
SR L H H H H PE X L H H H CET X X H L X CEP X X H X L ACTION ON THE RISING CLOCK EDGE ( Reset (Clear) Load (Pn Qn) Count (Increment) No Change (Hold) No Change (Hold) )
MC74FXXXAJ Ceramic MC74FXXXAN Plastic MC74FXXXAD SOIC
LOGIC SYMBOL
9 3 4 5 6
STATE DIAGRAM
0 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8
7 10 2
PE P0 P1 P2 P3 CEP TC CET CP *R Q0 Q1 Q2 Q3 1 14 13 12 11
15
VCC = PIN 16 GND = PIN 8 *MR for MC74F161A *SR for MC74F163A
MC74F161A MC74F163A
LOGIC DIAGRAM
P0 PE MC74F161A CEP CET MC74F163A ONLY TC MC74F163A P1 P2 P3
CP
CP MC74F161A ONLY Q0
CP D CP D CD Q Q Q0 DETAIL A DETAIL A DETAIL A
MR (MC74F161A)
DETAIL A
SR (MC74F163A)
Q0
Q1
Q2
Q3
FUNCTIONAL DESCRIPTION The MC74F161A and MC74F163A count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the MC74F161A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (MC74F161A), synchronous reset (MC74F163A), parallel load, count-up and hold. Five control inputs Master Reset (MR, MC74F161A), Synchronous Reset (SR, MC74F163A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) determine the mode of operation, as shown in the Function Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR (MC74F161A) or SR (MC74F163A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting. The MC74F161A and MC74F163A use D-type edge-triggered flip-flops and changing the SR, PE, CEP, and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.
MC74F161A MC74F163A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 0.1 IIL IOS ICC Input LOW Current Data, CEP, Clock PE, CET, SR Output Short Circuit Current (Note 2) Power Supply Current 60 37 0.6 1.2 150 55 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to decoding spikes due to internal race conditions and is there-
fore not recommended for use as a clock or asynchronous reset for flip-flops, counters, or registers. Logic Equations: Count Enable = CEP CET PE TC = Q0 Q1 Q2 Q3 CET
MC74F161A MC74F163A
AC CHARACTERISTCS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL tPHL Parameter Maximum Count Frequency Propagation Delay, Count CP to Qn (PE Input HIGH) Propagation Delay CP to Qn (PE Input LOW) Propagation Delay CP to TC Propagation Delay CET to TC Propagation Delay MR to Qn (MC74F161A) Propagation Delay MR to TC (MC74F161A) Min 100 3.5 3.5 3.5 4.0 5.0 4.5 2.5 2.5 5.5 4.5 6.0 10 7.0 8.5 14 14 7.5 7.5 12 10.5 Max Min 90 3.5 3.5 3.5 4.0 5.0 4.5 2.5 2.5 5.5 4.5 7.0 11 9.5 9.5 15 15 8.5 8.5 13 11.5 ns ns ns ns ns 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Max Unit MHz
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(H) tw(L) tw(L) trec Parameter Setup Time, HIGH or LOW Pn to CP Hold Time, HIGH or LOW Pn to CP Setup Time, HIGH or LOW PE or SR to CP Hold Time, HIGH or LOW PE or SR to CP Setup Time, HIGH or LOW CEP or CET to CP Hold Time, HIGH or LOW CEP or CET to CP Clock Pulse Width (Load) HIGH or LOW Clock Pulse Width (Count) HIGH or LOW MR Pulse Width, LOW (MC74F161A) Recovery Time, MR to CP (MC74F161A) Min 5.0 5.0 2.0 2.0 11 8.5 2.0 0 11 5.0 0 0 5.0 5.0 4.0 6.0 5.0 6.0 Max Min 5.0 5.0 2.0 2.0 11.5 9.5 2.0 0 11.5 5.0 0 0 5.0 5.0 4.0 7.0 5.0 ns 6.0 ns ns ns ns ns 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Max Unit
MC54/74F164 8-BIT SERIAL-IN, PARALLEL-OUT SHIFT REGISTER

The MC54/74F164 is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock.
8-BIT SERIAL-IN, PARALLEL-OUT SHIFT REGISTER

FAST SHOTTKY TTL
Typical Shift Frequency of 90 MHz Asynchronous Master Reset Gated Serial Data Input Fully Synchronous Data Transfers
1
14
CONNECTION DIAGRAM
VCC 14 Q7 13 Q6 12 Q5 11 Q4 10 MR 9 CP 8
14 1
1 A
2 B
3 Q0
4 Q1
5 Q2
6 Q3
7 GND
14 1
MC54FXXXJ MC74FXXXN MC74FXXXD Inputs Operating Mode Reset (Clear) Shift MR L H H H H A X l l h h B X l h l h Q0 L L L L H Outputs Q1 Q7 LL q0q6 q0q6 q0q6 q0q6 1 2 8 A B CP MR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 9 3 4 5 6 10 11 12 13 VCC = PIN 14 GND = PIN 7 Ceramic Plastic SOIC
MODE SELECT TABLE
LOGIC SYMBOL
H(h) = HIGH Voltage Levels L(l) = LOW Voltage Levels X = Dont Care qn = Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.
MC54/74F164
LOGIC DIAGRAM
A B
Q CD
Q CD
Q CD
Q CD
Q CD
Q CD
Q CD
Q CD
CP MR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
FUNCTIONAL DESCRIPTION The F164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH. GUARANTEED OPERATING RANGES
Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q0 the logical AND of the two data inputs (A B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 0.5 20 0.1 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 35 0.6 150 55 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = MIN VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V A, B = GND, VCC = MAX CP = HIGH, MR = GND
MC54/74F164
AC CHARACTERISTICS
54/74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPHL Parameter Maximum Clock Frequency Propagation Delay CP to Qn Propagation Delay MR to Qn Min 80 3.0 5.0 5.5 Typ 90 6.0 7.5 10.5 8.0 10 13 Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 70 3.0 5.0 5.5 11 13 16 Max 74F TA = 0C to + 70C VCC = 5.0 V 10% CL = 50 pF Min 80 3.0 5.0 5.5 9.0 11 14 ns Max Unit MHz ns
54/74F TA = + 25C VCC = + 5.0 V Symbol ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(L) trec MR Pulse Width, LOW Recovery Time, MR to CP Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP CP Pulse Width, HIGH or LOW Min 7.0 7.0 1.0 1.0 4.0 7.0 7.0 7.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 7.0 7.0 1.0 1.0 4.0 7.0 7.0 7.0 Max 74F TA = 0C to + 70C VCC = + 5.0 V 10% Min 7.0 7.0 1.0 1.0 4.0 7.0 7.0 7.0 ns ns ns ns Max Unit
4-STAGE SYNCHRONOUS BIDIRECTIONAL COUNTERS

The MC54/74F168 and MC54/74F169 are fully synchronous 4-stage up/ down counters. The F168 is a BCD decade counter; the F169 is a modulo-16 binary counter. Both feature a preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock. Asynchronous Counting and Loading Built-In Lookahead Carry Capability Presettable for Programmable Operation CONNECTION DIAGRAM (TOP VIEW)
VCC 16 TC 15 Q0 14 Q1 13 Q2 12 Q3 11 CET 10 PE 9
16
MC54/74F168 MC54/74F169
4-STAGE SYNCHRONOUS BIDIRECTIONAL COUNTERS

FAST SCHOTTKY TTL

1
16

1
1 U/D
2 CP
3 P0
4 P1
5 P2
6 P3
7 CEP
8 GND
MODE SELECT TABLE

PE L H H H H CEP X L L H X CET X L L X H U/D X H L X X Action on Rising Clock Edge Load (Pn Qn) Count Up (Increment) Count Down (Decrement) No Change (Hold) No Change (Hold)
16 1
STATE DIAGRAMS MC54/74F169

0 1 2 3 4
LOGIC SYMBOL
9 3 4 5 6 PE P0 P1 P2 P3 U/D CEP TC CET CP Q0 Q1 Q2 Q3 14 13 12 11
MC54/74F168
0 1 2 3 15 5 1 7 10 2
10 9 11
15 4 14 13
14
15
13
7 VCC = Pin 16 GND = Pin 8
12
12
11
10
COUNT DOWN COUNT UP
COUNT DOWN COUNT UP
MC54/74F168 MC54/74F169
LOGIC DIAGRAMS
MC54/74F168 PE CEP CET P0 P1 P2 P3
LD AT AF TC
LD T BT BF UP DN DETAIL A ENF CP Q
ENF
U/D
UP DN
DETAIL A
DETAIL A
CP
CP DETAIL A Q Q0 J CP K Q Q
Q1
Q2
Q3
MC54/74F169 PE CEP CET P0 P1 P2 P3
LD AT AF TC
LD T BT BF
ENF
U/D
UP DN
UP DN DETAIL A ENF CP DETAIL A J CP K Q Q CP Q
DETAIL A
DETAIL A
CP
Q
NOTE: These diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Q0
Q1
Q2
Q3
MC54/74F168 MC54/74F169
FUNCTIONAL DESCRIPTION
The F168 and F169 use edge-triggered J-K type flip-flops and have no constraints on changing the control or data input signals in either state of the clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P0-P3 inputs enters the flip-flops on the next rising edge of the clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH; the U/D input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the Count Down mode or reaches 9 (15 for the F169) in the Count Up mode. The TC GUARANTEED OPERATING RANGES
Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 54, 74 54 74 54, 74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 mA mA Unit V C
output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the F168 decade counter can also be LOW in the illegal states 11, 13, and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the F168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended (see logic equations below). 1) Count Enable = CEP CET PE 2) Up: (F168): TC = Q0 Q1 Q2 Q3 (Up) CET (F169): TC = Q0 Q1 Q2 Q3 (Up) CET 3) Down: TC = Q0 Q1 Q2 Q3 (Down) CET

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 0.1 Input LOW Current IIL IOS ICC CET Other Inputs Output Short Circuit Current (Note 2) Power Supply Current 60 1.2 0.6 150 52 mA mA VCC= MAX, VOUT = 0 V VCC = MAX mA VCC = MAX, VIN = 0.5 V Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
MC54/74F168 MC54/74F169
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay CP to Qn (PE HIGH or LOW) Propagation Delay CP to TC Propagation Delay CP to TC Propagation Delay CET to TC Propagation Delay U/D to TC Propagation Delay U/D to TC (F169) (F168) (F169) (F168) Min 100 3.0 4.0 5.5 4.0 5.0 4.0 2.5 2.5 3.5 4.0 3.5 4.0 8.5 11.5 15.5 11 15.5 11 6.0 8.0 11 16 11 10.5 Max 60 3.0 4.0 5.5 4.0 5.0 4.0 2.5 2.5 3.5 4.0 3.5 4.0 10.5 14 18 13.5 18 13.5 8.0 10 13.5 18.5 13.5 13 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min Max 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 85 3.0 4.0 5.5 4.0 5.0 4.0 2.5 2.5 3.5 4.0 3.5 4.0 9.5 13 17 12.5 17 12.5 7.0 9.0 12.5 17.5 12.5 12 Max Unit MHz ns ns ns ns ns ns
54/74F TA = +25C VCC = +5.0 V Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW Pn to CP Hold Time, HIGH or LOW Pn to CP Setup Time, HIGH or LOW CEP or CET to CP Hold Time HIGH or LOW CEP or CET to CP Setup Time, HIGH or LOW PE to CP Hold Time, HIGH or LOW PE to CP Setup Time, HIGH or LOW (F168) U/D to CP Setup Time, HIGH or LOW (F169) U/D to CP Hold time, HIGH or LOW U/D to CP CP Pulse Width HIGH or LOW Min 4.0 4.0 3.0 3.0 5.0 5.0 0 0 8.0 8.0 0 0 11 16.5 11 7.0 0 0 5.0 5.0 Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 5.5 5.5 3.5 3.5 7.0 7.0 0 0 10 10 0 0 13.5 19 13.5 9.0 0 0 8.0 8.0 Max 74F TA = 0C to 70C VCC = 5.0 V 10% Min 4.5 4.5 3.5 3.5 6.0 6.0 0 0 9.0 9.0 0 0 12.5 18 12.5 8.0 0 0 5.5 5.5 Max Unit ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MC54/74F174 HEX D FLIP-FLOP WITH MASTER RESET

The MC54/74F174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The device has a Master Reset to simultaneously clear all flip-flops. The F174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops. The state of each D input, one setup time before low-to-high clock transition, is transferred to the corresponding flig-flops Q output. A LOW input to the Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The F174 is useful for applications where only the true output is required and the Clock and Master Reset are common to all storage elements. Six Edge-triggered D-type Inputs Buffered Positive Edge-triggered Common Clock Buffered, Asynchronous Common Reset
16 1
HEX D FLIP-FLOP WITH MASTER RESET

FAST SCHOTTKY TTL

VCC 16 Q5 15 D5 14 D4 13 Q4 12 D3 11 Q3 10 CP 9 N SUFFIX PLASTIC CASE 648-08
1
16
16 1
1 MR
2 Q0
3 D0
4 D1
5 Q1
6 D2
7 Q2
8 GND
FUNCTION TABLE
Inputs @ tn, MR = H Dn H L
tn = Bit time before clock pulse tn + 1 = Bit time after clock pulse H = HIGH Voltage Level L = LOW Voltage Level
Outputs @ tn + 1 Qn H 14 L 13 11 6 4 3 D5 D4 D3 D2 D1 D0 Q5 Q4 Q3 Q2 Q1 Q0 CP MR 9 1 15 12 10 7 5 2
LOGIC SYMBOL
MC54/74F174
LOGIC DIAGRAM
MR CP D5 D4 D3 D2 D1 D0
D CP CD
D CP CD
CP CD
CP CD
CP CD
CP CD
Q5
Q4
Q3
Q2
Q1
Q0


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 0.5 20 0.1 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 30 0.6 150 45 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOL = 1.0 mA IOL = 1.0 mA IOL = 20 mA VCC = 4.50 V VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, Dn = MR = 4.5 V, CP =
MC54/74F174
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPHL Parameter Maximum Clock Frequency Propagation Delay CP to Qn Propagation Delay MR to Qn Min 100 3.5 4.5 5.0 Typ 140 5.5 7.0 10 8.0 10 14 Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 80 3.5 4.5 5.0 10.0 12.0 16.0 Max 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 80 3.5 4.5 5.0 9.0 11.0 15.0 ns Max Unit MHz ns
54/74F TA = +25C VCC = +5.0 V Symbol ts(H) ts (L) th(H) th(L) tw(H) tw(L) tw(L) trec Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP CP Pulse Width, HIGH or LOW MR Pulse Width LOW Recovery Time MR to CP Min 4.0 4.0 0 0 4.0 6.0 5.0 5.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 4.0 4.0 1.0 1.0 4.0 6.0 5.0 5.0 max 74F TA = 0C to +70C VCC = 5.0 V 10% Min 4.0 4.0 0 0 4.0 6.0 5.0 5.0 ns ns ns ns Max Unit
MC54/74F175 QUAD D FLIP-FLOP

The MC54/74F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where both true and complementary outputs are required and clock and clear inputs are common to all flip-flops. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs when LOW. Four Edge-triggered D-type Inputs Buffered Positive Edge-triggered Common Clock Buffered Asynchronous Common Reset True and Complementary Outputs ESD > 4000 Volts
16
QUAD D FLIP-FLOP
FAST SCHOTTKY TTL

1

VCC 16 Q3 15 Q3 14 D3 13 D2 12 Q2 11 Q2 10 CP 9
16

1
1 MR
2 Q0
3 Q0
4 D0
5 D1
6 Q1
7 Q1
8 GND
16 1
FUNCTION TABLE
Inputs @ tn, MR = H Dn L H Qn L H Outputs @ tn + 1 Qn H L
LOGIC SYMBOL
1 9
tn = Bit time before clock positive-going transition tn + 1 = Bit time after clock positive-going transition H = HIGH Voltage Level L = LOW Voltage Level
3 2 6 7 11 10 14 15
MR Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3
CP D0 D1 D2 D3 4 5 12 13
MC54/74F175
LOGIC DIAGRAM
MR CP D3 D2 D1 D0
D CP CD
Q Q
CP Q CD
CP Q CD
Q CP CD
Q3 Q3
Q2 Q2
Q1 Q1
Q0 Q0
FUNCTIONAL DESCRIPTION The F175 consists of four edge-triggered D flop-flops with individual D inputs and Q and Q outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs, one setup time before, on the LOW-to-HIGH clock (CP) transition, causing individual Q and GUARANTEED OPERATING RANGES
Q outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs. The F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 22.5 0.6 150 34 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V Dn = MR = 4.5 V CP = VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX
MC54/74F175
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPHL tPLH Parameter Maximum Clock Frequency Propagation Delay CP to Qn or Qn Propagation Delay MR to Qn Propagation Delay MR to Qn 4.0 6.5 8.5 4.0 10 4.0 9.0 ns Min 100 3.5 4.0 4.5 Typ 140 5.0 6.5 9.0 6.5 8.5 11.5 Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 100 3.5 4.0 4.5 8.5 10.5 15 Max 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 100 3.5 4.0 4.5 7.5 9.5 13 ns Max Unit MHz ns
54/74F TA = +25C VCC = +5.0 V Symbol ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(L) trec Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP CP Pulse Width, HIGH or LOW MR Pulse Width, LOW Recovery Time, MR to CP Min 3.0 3.0 1.0 1.0 4.0 5.0 5.0 5.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 3.0 3.0 1.0 1.0 4.0 5.0 5.0 5.0 Max 74F TA = 0C to +70C VCC = 5.0 V 10% Min 3.0 3.0 1.0 1.0 4.0 5.0 5.0 5.0 ns ns ns ns Max Unit
MC54/74F181 4-BIT ARITHMETIC LOGIC UNIT

The MC54/74F181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.
Provides 16 Arithmetic Operations, ie, Add, Subtract, Compare,

Double, Plus Twelve Other Arithmetic Operations Provides all 16 Logic Operations of Two Variables, ie, Exclusive-OR, Compare, AND, NAND, OR, NOR, Plus Ten Other Logic Operations Full Lookahead for High-Speed Arithmetic Operation on Long Words
4-BIT ARITHMETIC LOGIC UNIT

FAST SCHOTTKY TTL
CONNECTION DIAGRAM
VCC A1 24 23 B1 22 A2 21 B2 20 A3 19 B3 18 G Cn+4 17 16 P 15 A = B F3 14 13
24 1
1 B0 2 A0 3 S3 4 S2 5 S1 6 S0 7 Cn 8 M 9 F0 10 F1 11 12 F2 GND MC54/74FXXXN Plastic

Symbol VCC TA IOH VOH IOL Supply Voltage Operating Ambient Temperature Range 74 Output Current High Output Voltage High A = B output Output Current Low 54, 74 54, 74 54, 74 0 25 70 1.0 5.5 20 Parameter 54, 74 54 Min 4.5 55 Typ 5.0 25 Max 5.5 125 Unit V C mA V mA
MC54/74F181
LOGIC SYMBOLS ACTIVE-HIGH OPERANDS

2 1 23 22 21 20 19 18 A0 B0 A1 B1 A2 B2 A3 B3 Cn Cn + 4 M A=B S0 S1 G S2 S3 P F0 9 F1 10 F2 11 F3 13 VCC = PIN 24 GND = PIN 12
ACTIVE-LOW OPERANDS
2 1 23 22 21 20 19 18 A0 B0 A1 B1 A2 B2 A3 B3 Cn Cn + 4 M A=B S0 S1 G S2 S3 P F0 9 F1 10 F2 11 F3 13
7 8 6 5 4 3
16 14 17 15
7 8 6 5 4 3
16 14 17 15
LOGIC DIAGRAM
Cn M A0
B0
A1
B1
A2
B2
A3
B3
S0 S1
S2
S3
F0
F1
A=B
F2
F3
Cn + 4
MC54/74F181
Limits Symbol VIH VIL VIK IOH VOH VOL IIH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output Current HIGH 54, 74 Output HIGH Voltage 74 Output LOW Voltage Input HIGH Current 100 M Input A and B Inputs IIL Input LOW Current S0 3 Inputs Cn Input IOS ICC Output Short Circuit Current (Note 2) Power Supply Current 60 43 2.4 3.0 150 65 mA mA mA mA VOUT = 0 V VCC = MAX VCC = MAX 0.6 1.8 2.7 3.4 0.35 0.5 20 V V A A mA mA VIN = 0 5 V 0.5 VCC = MAX 2.5 3.4 Min 2.0 0.8 1.2 250 Typ Max Unit V V V A V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA VOH = 5.5 V IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VCC = MIN VCC = MIN, A = B VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX
NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges. 2. Not more than one output should be shorted at a time, nor for more than 1 second.
FUNCTIONAL DESCRIPTION The F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0 S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-HIGH or active-LOW operands. The Function Table lists these operations. When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the Cn + 4 output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). In the Add mode, P indicates that F is 15 or more, while G indicates that F is 16 or more. In the Subtract mode, P indicates that F is zero or less, while G indicates that F is less than zero. P and G are not affected by carry in. When speed requirements are not stringent, it can be used in a simple Ripple Carry mode by connecting the Carry output (Cn + 4) signal to the Carry input (Cn) of the next unit. For high-speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four F181 devices. Carry lookahead can be provided at various levels and offers high-speed capability over extremely long word lengths. The A = B output from the device goes HIGH when all four F outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can be used with the Cn + 4 signal to indicate A > B and A < B. The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-LOW inputs producing active-LOW outputs or with active-HIGH inputs producing active-HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.
MC54/74F181
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Mode Min 3.0 3.0 Sum Dif Any Sum Dif Sum Dif Sum Dif Sum Dif Logic Dif 5.0 5.0 5.0 5.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 4.0 3.5 3.0 3.0 3.0 3.0 4.0 4.0 4.5 4.5 4.0 4.0 11 7.0 Max 8.5 8.0 13 12 14 13 8.5 8.5 7.5 7.5 8.5 9.5 7.0 7.5 7.5 8.5 9.0 10 11 11 10.5 10 12 12 9.0 10 27 12.5 54F TA = 55 to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.0 3.0 5.0 5.0 5.0 5.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 4.0 3.5 3.0 3.0 3.0 3.0 4.0 4.0 4.5 4.5 4.0 4.0 11 7.0 Max 10.5 10 15 14 16 15 10.5 10.5 9.5 9.5 10.5 11.5 9.0 9.5 9.5 10.5 11 11 13 13 12.5 12 14 14 11 12 31 14.5 74F TA = 0 to +70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 3.0 5.0 5.0 5.0 5.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 4.0 3.5 3.0 3.0 3.0 3.0 4.0 4.0 4.5 4.5 4.0 4.0 11 7.0 Max 9.5 9.0 14 13 15 14 9.5 9.5 8.5 8.5 9.5 10.5 8.0 8.5 8.5 9.5 10 10 12 12 11.5 11 13 13 10 11 29 13.5 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns
Parameter Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Path Cn to Cn + 4 A or B to Cn + 4 A or B to Cn + 4 Cn to F A or B to G A or B to G A or B to P A or B to P Ai or Bi to Fi Ai or Bi to Fi Any A or B to Any F Any A or B to Any F A or B to F A or B to A = B
MC54/74F181
FUNCTION TABLE
Mode Select Inputs S3 L L L L L L L L H H H H H H H H S2 L L L L H H H H L L L L H H H H S1 L L H H L L H H L L H H L L H H S0 L H L H L H L H L H L H L H L H Active-LOW Operands & Fn Outputs Logic (M = H) A AB A+B Logic 1 A+B B AB A+B AB AB B A+B Logic 0 AB AB A Arithmetic** (M = L) (Cn = L) A minus 1 AB minus 1 AB minus 1 minus 1 A plus (A + B) AB plus (A + B) A minus B minus 1 A+B A plus (A + B) A plus B AB plus (A + B) A+B A plus A* AB plus A AB minus A A Active-HIGH Operands & Fn Outputs Logic (M = H) A A+B AB Logic 0 AB B AB AB A+B AB B AB Logic 1 A+B A+B A Arithmetic** (M = L) (Cn = H) A A+B A+B minus 1 A plus AB (A + B) plus AB A minus B minus 1 AB minus 1 A plus AB A plus B (A + B) plus AB AB minus 1 A plus A* (A + B) plus A (A + B) plus A A minus 1
*Each bit is shifted to the next more significant position. **Arithmetic operations expressed in 2s complement notation.
H = HIGH Voltage Level L = LOW Voltage Level
MC54/74F182 CARRY LOOKAHEAD GENERATOR

The MC54/74F182 is a high-speed carry lookahead generator. It is generally used with the F181, F381 or 29F01 4-bit arithmetic logic unit to provide highspeed lookahead over word lengths of more than four bits. Provides Lookahead Carries Across a Group of Four ALUs Multi-level Lookahead High-speed Arithmetic Operation Over Long Word Lengths CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 P2 15 G2 14 Cn 13 Cn + x Cn + y 12 11 G 10 Cn + z 9
16 1
CARRY LOOKAHEAD GENERATOR

FAST SCHOTTKY TTL
1 G1
2 P1
3 G0
4 P0
5 G3
6 P3
7 P
8 GND
16 1
16 1
LOGIC DIAGRAM
Cn G0 P0
G1 P1
G2 P2
G3 P3
LOGIC SYMBOL
13 Cn P0 G0 12 Cn + x Cn + y Cn + z G P 11 9 Cn + x Cn + y Cn + z P1 G1 P2 G2 P3 G3 G 10 4 3 2 1 15 14 6 5 VCC = PIN 16 GND = PIN 8
P 7
MC54/74F182
FUNCTION TABLE
Inputs Cn X L X H X X L X X H X X X L X X X H G0 H H L X X H H X L X X X H H X X L X X X X H X X X L H X X X L
Outputs G2 P2 G3 P3 Cn+x L L H H Cn+y Cn+z G P
P0 H X X L X H X X X L X X H X X X X L
G1
P1
H H H L X X X H H H X L X X X X H H X X L X
H X X X L L X H X X X X L L X X H X X X X L X H X X L H H H H L X X X X H H H X L X X H X X X X L L L X H X X X X L L X X H X L H H H H L X X X H X X X X L L L X X X H L
L L L H H H L L L L H H H H H H H H L L L L H H H H L

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54,74 54 74 IOH IOL Output Current High Output Current Low 54, 74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 mA mA Unit V C
MC54/74F182
Limits Symbol VIH VIL VIK VOH VOL IIH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 Cn Input P3 Input IIL Input LOW Current P2 Input G3, P0, P1 Inputs G0, G2 Inputs G1 Input IOS ICCH ICCL Output Short Circuit Current (Note 2) Power Supply Current (All Outputs HIGH) Power Supply Current (All Outputs LOW) 60 18.4 23.5 1.2 2.4 3.6 4.8 8.4 9.6 150 28 36 mA mA mA VOUT = 0 V P3, G3 = 4.5 V All Other Inputs = GND G0, G1, G2 = 4.5 V All Other Inputs = GND VCC = MAX VCC = MAX VCC = MAX mA VIN = 0.5 V VCC = MAX Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges. 2. No more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Cn to Cn + x, Cn + y, Cn + z Propagation Delay P0, P1, or P2 to Cn + x, Cn + y, Cn + z Propagation Delay G0, G1, or G2 to Cn + x, Cn + y, Cn + z Min 3.0 3.0 2.5 1.5 2.5 1.5 Typ 6.6 6.8 6.2 3.7 6.5 3.9 Max 8.5 9.0 8.0 5.0 8.5 5.2 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.0 3.0 2.5 1.5 2.5 1.5 Max 10.5 11 10.7 6.5 10.5 6.5 74F TA = 0C to +70C VCC = 5.0V 10% CL = 50 pF Min 3.0 3.0 2.5 1.5 2.5 1.5 Max 9.5 ns 10 9.0 6.0 9.5 6.0 ns ns Unit
MC54/74F182
AC CHARACTERISTICS (Continued)
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay P1, P2, or P3 to G Propagation Delay Gn to G Propagation Delay Pn to P Min 2.0 2.0 2.0 1.5 2.5 2.5 Typ 7.9 6.0 8.3 5.7 5.7 4.1 Max 10 8.0 10.5 7.5 7.5 5.5 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.0 2.0 2.0 1.5 2.5 2.5 Max 12.5 9.5 12.5 9.5 11 7.5 74F TA = 0C to +70C VCC = 5.0V 10% CL = 50 pF Min 2.0 2.0 2.0 1.5 2.5 2.5 Max 11 ns 9.0 11.5 ns 8.5 8.5 ns 6.5 Unit
FUNCTIONAL DESCRIPTION The F182 carry lookahead generator accepts up to four pairs of active-LOW Carry Propagate (P0-P3) and carry Generate (G0-G3) signals and an active-HIGH Carry input (Cn) and provides anticipated active-HIGH carries (Cn + x, Cn + y, Cn + z) across four groups of binary adders. The F182 also has active-LOW Carry Propagate (P) and Carry Generate (G) outputs which may be used for further levels of lookahead. The logic equations provided at the output are: Cn + x = G0 + P0Cn Cn + y = G1 + P1G0 + P1P0Cn Cn + z = G2 + P2G1 + P2P1G0 + P2P1P0Cn G = G3 + P3G2 + P3P2G1 + P3P2P1G0 P = P3P2P1P0 Also, the F182 can be used with binary ALUs in an activeLOW or active-HIGH input operand mode. The connections (Figure 1) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last F181 or F381.
Cn A, B
1
ALU** G P C16 Cn Cn + 4 ALU** G P
Cn
ALU** G P
5
Cn Cn + 4 ALU** G P
2
Cn
ALU** G P
Cn
ALU** G P
Cn Cn + 4 ALU**
Cn Cn + 4 ALU** F
6
COUT (C32)
CIN
P0 G0 P1 G1 P2G2 P3 G3 Cn F182 G Cn + x Cn + y Cn + zP
P0 G0 P1 G1 P2 G2 P3 G3 Cn F182 G Cn + x Cn + y Cn + z P
4
** ALUs may be either F181, F381, or 2901A.
Figure 1. 32-Bit ALU with Ripple Carry Between 16-Bit Lookahead ALUs
MC74F194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

The MC74F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The F194 is similar in operation to the S195 universal shift register, with added features of shift left without external connections and hold (do nothing) modes of operation.
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

FAST SCHOTTKY TTL
Typical Shift Frequency of 150 MHz Asynchronous Master Reset Hold (Do Nothing) Mode Fully Synchronous Serial or Parallel Data Transfers
16 1
FUNCTIONAL DESCRIPTION The F194 contains four edge-triggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S0, S1) inputs determine the type of operation, as shown in the Function Table. Signals on the Select, Parallel data (P0 P3) and Serial data (DSR, DSL) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset (MR) overrides all other inputs and forces the outputs LOW. CONNECTION DIAGRAM
VCC 16 Q0 15 Q1 14 Q2 13 Q3 12 CP 11 S1 10 S0 9
16 1
16 1
1 MR
2 DSR
3 P0
4 P1
5 P2
6 P3
8 7 DSL GND
FUNCTION TABLE
Operating p g Mode Reset Hold Shift Left Shift Right Parallel Load Inputs MR L H H H H H H S1 X I h h I I h S0 X I I I h h h DSR X X X X I h X DSL X X I h X X X Pn X X X X X X pn Q0 L q0 q1 q1 L H p0 Outputs Q1 L q1 q2 q2 q0 q0 p1 Q2 L q2 q3 q3 q1 q1 p2 Q3 L q3 L H q2 q2 p3 1 15 14 13 12
LOGIC SYMBOL
11 10 9 CP S1 S0 DSR MR P0 Q0 P1 Q1 P2 Q2 P3 DSL Q3
2 3 4 5 6 7
I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition. h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition. pn, qn = Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition. H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial
MC74F194
LOGIC DIAGRAM
P0 S1 S0 P1 P2 P3
DSR
DSR
Q0
Q1
Q2
Q3
CP R CLEAR CP MR Q0
CP R CLEAR
CP R CLEAR
CP R CLEAR
Q1
Q2
Q3
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


Limits Symbol VIH VIL VIK VOH VOL IIH IIL IOS Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 74 Output HIGH Voltage 74 Output LOW Voltage Input HIGH Current 100 Input LOW Current Output Short Circuit Current (Note 2) 60 0.6 150 2.7 3.4 0.35 0.5 20 V V A A mA mA 2.5 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V Sn, MR, DSR, DSL = 4.5 V Pn = Gnd, CP = VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX
ICC
Power Supply Current
33
46
mA
VCC = MAX
MC74F194
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPHL Parameter Maximum Shift Frequency Propagation Delay CP to Qn Propagation Delay MR to Qn Min 105 3.0 3.5 4.5 7.0 7.5 12 Max 74F TA = 0 to +70C VCC = 5.0 V 10% CL = 50 pF Min 90 3.5 3.5 4.5 8.0 8.0 14 Max Unit MHz ns ns
74F TA = +25C VCC = +5.0 V Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) trec Parameter Set up Time, HIGH or LOW Pn or DSR or DSL to CP Hold Time, HIGH or LOW Pn or DSR or DSL to CP Set up Time, HIGH or LOW Sn to CP Hold Time, HIGH or LOW Sn to CP CP Pulse Width HIGH MR Pulse Width LOW Recovery Time MR to CP Min 4.0 4.0 0 0 8.0 8.0 0 0 5.0 5.0 7.0 Max 74F TA = 0 to +70C VCC = 5.0 V 10% Min 4.0 4.0 ns 1.0 1.0 9.0 8.0 ns 0 0 5.5 5.0 8.0 ns ns ns Max Unit
MC74F195 4-BIT PARALLEL ACCESS SHIFT REGISTER

The functional characteristics of the MC74F195 4-Bit Parallel Access Shift Register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting, and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers at very high speeds. The MC74F195 operates in two primary modes, shift right (Q0-Q1) and parallel load, which are controlled by the state of the Parallel Enable (PE) input. Serial data enters the first flip-flop (Q0) via the J and K inputs when the PE input is HIGH, and is shifted 1 bit in the direction Q0-Q1-Q2-Q3 following each LOW-to-HIGH clock transition. The J and K inputs provide the flexibility of the JK type input is made for special applications, and by tying the two pins together the simple D-type input is made for general applications. The device appears as four common clocked D flip-flops when the PE input is LOW. After the LOW-to-HIGH clock transition, data on the parallel inputs (D0-D3) is transferred to the respective Q0-Q3 outputs. Shift left operation (Q3-Q2) can be achieved by tying the Qn outputs to the Dn-1 inputs and holding the PE input LOW. All parallel and serial data transfers are synchronous, occurring after each LOW-to-HIGH clock transition. The MC74F195 utilizes edge-triggering; therefore, there is no restriction on the activity of the J, K, Dn, and PE inputs for logic operation, other than the setup and hold time requirements. A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition. Shift Right and Parallel Load Capability J-K (D-Type) Inputs to First Stage Complement Output from Last Stage Asynchronous Master Reset
4-BIT PARALLEL ACCESS SHIFT REGISTER

FAST SCHOTTKY TTL

16 1
16 1
16 1
ORDERING INFORMATION CONNECTION DIAGRAM DIP

VCC 16 Q0 15 Q1 14 Q2 13 Q3 12 Q3 11 CP 10 PE 9 MC74FXXXJ MC74FXXXN MC74FXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
9 2 1 MR 2 J 3 K 4 D0 5 D1 6 D2 7 D3 8 GND 10 3 J 4 5 6 7
PE D0 D1 D2 D3 11
Q3 CP K MR Q0 Q1 Q2 Q3 1 15 14 13 12 VCC = PIN 16 GND = PIN 8
MC74F195
LOGIC DIAGRAM
J PE K D0 D1 D2 D3
CP MR R RD Q R RD R RD R RD Q
CP S Q Q0
CP S Q Q1
CP S Q Q2
CP S Q Q3 Q3
FUNCTION TABLE
Inputs Operating Modes Asynchronous Reset Shift, Set First Stage Shift, Reset First Stage Shift, Toggle First Stage Shift, Retain First Stage Parallel Load MR L H H H H H CP X PE X h h h h l J X h l h l X K X h l l h X Dn X X X X X dn Q0 L H L q0 q0 d0 Q1 L q0 q0 q0 q0 d1 Outputs Q2 L q1 q1 q1 q1 d2 Q3 L q2 q2 q2 q2 d3 Q3 H q2 q2 q2 q2 d3
H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care dn (qn) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition. = LOW-to-HIGH clock transition
MC74F195

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 0.5 20 100 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 0.6 150 38 mA mA mA Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VCC = MAX VOUT = 0 V VCC = MAX VCC = MAX Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = MAX
AC CHARACTERISTICS
54/74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPHL tPLH Propagation Delay CP to Q/Q Propagation Delay, MR to Q Propagation Delay, MR to Q Parameter Min 105 2.5 2.5 3.0 3.0 7.0 8.0 10 10.5 Max Min 90 2.5 2.5 3.0 3.0 8.0 9.0 11 11 ns ns 74F TA = 0C to + 70C VCC = 5.0 V 10% CL = 50 pF Max Unit MHz ns
MC74F195
74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol ts (H) ts (L) th (H) th (L) ts (H) ts (L) th (H) th (L) tw (H) tw (L) trec CP Pulse Width, HIGH MR Pulse Width, LOW Recovery Time, MR to CP Hold Time, HIGH or LOW PE to CP Setup Time, HIGH or LOW PE to CP Hold Time, HIGH or LOW J, K, D to CP Parameter Setup Time, HIGH or LOW J, K, D to CP Min 4.0 4.0 0 0 8.0 8.0 0 0 5.0 5.0 7.0 Max Min 4.0 4.0 1.0 1.0 9.0 9.0 0 0 5.5 5.0 8.0 ns ns ns ns ns ns 74F TA = 0C to + 70C VCC = 5.0 V 10% CL = 50 pF Max Unit ns
OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

The F240, F241 and F244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers, and bus-oriented transmitters/receivers which provide improved PC board density. 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Outputs Sink 64 mA 15 mA Source Current Input Clamp Diodes Limit High-Speed Termination Effects ESD > 4000 Volts
MC54/74F240 MC54/74F241 MC54/74F244

FAST SCHOTTKY TTL
CONNECTION DIAGRAMS
1
MC54/74F240 VCC OEb Ya0 20 19 18 Ib0 17 Ya1 16 Ib1 15 Ya2 14 Ib2 13 Ya3 12 Ib3 11
20

20 1
3 Yb0
4 Ia1
5 Yb1
6 Ia2
7 Yb2
8 Ia3
10 DW SUFFIX SOIC CASE 751D-03
OEa Ia0
Yb3 GND
20 1
VCC OEb Ya0 20 19 18
MC54/74F241 Ib0 Ya1 Ib1 Ya2 17 16 15 14
Ib2 13
Ya3 Ib3 12 11
MC54FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC
1 OEa
2 Ia0
3 Yb0
4 Ia1
5 Yb1
6 Ia2
7 Yb2
8 Ia3
10
Yb3 GND
MC54/74F244 VCC OEb Ya0 Ib0 Ya1 Ib1 Ya2 20 19 18 17 16 15 14
Ib2 13
Ya3 12
Ib3 11
1 OEa
2 Ia0
3 Yb0
4 Ia1
5 Yb1
6 Ia2
7 Yb2
8 Ia3
10
Yb3 GND
MC54/74F240 MC54/74F241 MC54/74F244

Inputs OEa L L H Ia L H X OEb L L H Ib L H X Outputs Ya H L Z Yb H L Z

Inputs OEa L L H Ia L H X OEb H H L Ib L H X Outputs Ya L H Z Yb L H Z

Inputs OEa Ia L L L H H X OEb Ib L L L H H X Outputs Ya L H Z Yb L H Z
H = HIGH Voltage Level; L = LOW Voltage Level; X = Dont Care; Z = High Impedance

MC54/74F240 MC54/74F241 MC54/74F244

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 54 74 VOL Output LOW Voltage 54 74 IOZH IOZL IIH Output Off Current HIGH Output Off Current LOW Input HIGH Current 2.4 2.7 2.0 2.0 0.55 0.55 50 50 20 100 IIL Input LOW Current Data Inputs F241, F244 Other IOS Output Short Circuit Current (Note 2) ICCH Power Supply Current HIGH 74 54 F240 F241, F244 ICCL Power Supply Current LOW F240 F241, F244 ICCZ Power Supply Current OFF F240 F241, F244 100 100 1.6 1.0 225 275 35 60 75 90 75 90 mA VCC = MAX mA mA VOUT = GND VCC = MAX mA 3.4 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V V V V A A A Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 12 mA IOH = 15 mA IOL = 48 mA IOL = 64 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = 4.50 V VCC = 4.50 V VCC = MIN
MC54/74F240 MC54/74F241 MC54/74F244
AC CHARACTERISTICS MC54/74F240
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Output Enable Time Parameter Propagation Delay, Data to Output Min 2.5 1.5 2.0 4.0 2.0 1.5 Typ 5.1 3.5 3.5 6.9 4.0 6.0 Max 7.0 4.7 5.2 9.0 5.3 8.0 54F TA = -55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.5 1.5 2.0 4.0 2.0 2.0 Max 9.0 6.0 6.5 13.5 6.5 12.5 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 2.5 1.5 2.0 4.0 2.0 1.5 Max 8.0 5.7 5.7 10 6.3 9.5 ns ns Unit ns
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Output Enable Time Parameter Propagation Delay, Data to Output Min 2.5 2.5 2.0 2.0 2.0 2.0 Typ 4.0 4.0 4.3 5.4 4.5 4.5 Max 5.2 5.2 5.7 7.0 6.0 6.5 54F TA = -55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.0 2.0 2.0 2.0 2.0 2.0 Max 6.5 7.0 7.0 8.5 7.0 12.5 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 2.5 2.5 2.0 2.0 2.0 2.0 Max 6.2 6.5 6.7 8.0 7.0 7.5 ns ns Unit ns
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Output Enable Time Parameter Propagation Delay, Data to Output Min 2.5 2.5 2.0 2.0 2.0 2.0 Typ 4.0 4.0 4.3 5.4 4.5 4.5 Max 5.2 5.2 5.7 7.0 6.0 6.0 54F TA = -55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.5 2.5 2.0 2.0 2.0 2.0 Max 6.5 7.0 7.0 8.5 7.0 10.0 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 2.5 2.5 2.0 2.0 2.0 2.0 Max 6.2 6.5 6.7 8.0 7.0 7.0 ns ns Unit ns
QUAD BUS TRANCEIVERS WITH 3-STATE OUTPUTS

The MC54/74F242 and MC54/74F243 are Quad Bus Transmitters/Receivers designed for 4-line asynchronous 2-way data communication between data buses. 2-Way Asynchronous Data Bus Communication Input Clamp Diodes Limit High-Speed Termination Effects ESD > 4000 Volts
MC54/74F242 MC54/74F243
QUAD BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
MC54/74F242 (TOP VIEW)

VCC 14 OE2 13 NC 12 1B 11 2B 10 3B 9 4B 8
14 1
1 OE1
2 NC
3 1A
4 2A
5 3A
6 4A
7 GND
14 1
MC54/74F243 (TOP VIEW)

VCC 14 OE2 13 NC 12 1B 11 2B 10 3B 9 4B 8
14 1
1 OE1
2 NC
3 1A
4 2A
5 3A
6 4A
7 GND

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54,74 54 74 IOH IOL Output Current High 54 74 Output Current Low 54 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 12 15 48 64 mA mA Unit V C
MC54/74F242 MC54/74F243
Inputs OE1 L L H H D L H X X Output H L Z Z Inputs OE2 L L H H D X X L H Output Z Z H L

Inputs OE1 L L H H D L H X X Output L H Z Z Inputs OE2 L L H H D X X L H Output Z Z L H
H = HIGH Voltage Level; L = LOW Voltage Level ; X = Dont Care; Z = HIGH Impedance

Limits Symbol VIH VIL VIK Parameter Input HIGH voltage Input LOW Voltage Input Clamp Diode Voltage 54 VOH Output HIGH Voltage 74 54, 74 74 VOL Output LOW Voltage 54 74 IOZH Output Off Current HIGH 2.0 2.0 2.4 2.7 0.55 0.55 70 1.0 IOZL Output Off Current LOW Enable IIH Input HIGH Current Data Data Enable IIL Input LOW Current Enable Data IOS Output Short Circuit Current (Note 2) ICCH Power Supply Current HIGH ICCL Power Supply Current LOW ICCZ Power Supply Current OFF 74 54 F242 F243 F242 F243 F242 F243 100 100 1.6 20 70 1.0 0.1 -1.0 -1.6 225 275 60 80 75 90 75 90 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V V V V A mA mA A A mA mA mA mA mA mA mA mA mA mA mA mA Outputs HIGH Outputs LOW Outputs OFF VCC = MAX VCC = MAX VCC = MAX Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 12 mA IOH = 15 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 48 mA IOL = 64 mA VOUT = 2.7 V VOUT = 5.5 V VOUT = 0.5 V VIN = 2.7 V VIN = 2.7 V VIN = 5.5 V VIN = 7.0 V VIN = 0.5 V VIN = 0.5 V VOUT = 0 V VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MIN VCC = 4.50 V VCC = 4.50 V VCC = 4.50 V VCC = 4.75 V VCC = MIN
MC54/74F242 MC54/74F243
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Parameter Propagation Delay, Data to Output Output Enable Time Min 2.5 1.5 2.0 4.0 2.0 1.5 Max 7.0 4.7 4.7 9.0 5.3 6.5 54F TA = -55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.5 1.5 2.0 4.0 2.0 1.5 Max 9.0 6.0 6.5 12 6.5 12.5 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 2.5 1.5 2.0 4.0 2.0 1.5 Max 8.0 5.7 5.7 10 6.3 8.0 ns ns Unit ns
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Parameter Propagation Delay, Data to Output Output Enable Time Min 2.5 2.5 2.0 2.0 2.0 1.5 Max 5.2 5.2 5.7 7.5 6.0 6.5 54F TA = -55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.0 2.0 2.0 2.0 1.5 2.0 Max 6.5 8.5 8.0 10.5 7.5 12.5 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 2.0 2.0 2.0 2.0 1.5 1.5 Max 6.2 6.5 6.7 8.5 7.0 7.5 ns ns Unit ns
MC54/74F245 OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE INPUTS/OUTPUTS

The MC54/74F245 contains eight noninverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 24 mA at the A ports and 64 mA at the B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a high-Z condition. Noninverting Buffers Bidirectional Data Path B Outputs Sink 64 mA ESD > 4000 Volts CONNECTION DIAGRAM (TOP VIEW)
VCC 20 OE 19 B0 18 B1 17 B2 16 B3 15 B4 14 B5 13 B6 12 B7 11
OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE INPUTS/OUTPUTS

FAST SCHOTTKY TTL
20 1

20 1
20
1 T/R
2 A0
3 A1
4 A2
5 A3
6 A4
7 A5
8 A6
9 A7
10 GND
DW SUFFIX SOIC CASE 751D-03
FUNCTION TABLE
Inputs OE L L H T/R L H X Output Bus B Data to Bus A Bus A Data to Bus B High-Z State
MC54FXXXJ MC74FXXXN MC74FXXXDW Ceramic Plastic SOIC

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 IOH IOL IOH IOL Output Current High Output Current Low An Outputs An Outputs Bn Outputs Bn Outputs 54, 74 74 54 54 74 54 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 3.0 24 20 12 15 48 64 mA mA mA mA Unit V C
Output Current High
Output Current Low
mA
MC54/74F245
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage, An Outputs 54, 74 74 54, 74 VOH Output HIGH Voltage, Bn Outputs 74 54 74 VOL Output LOW Voltage, An Outputs 54 74 VOL Output LOW Voltage, Bn Outputs 54 74 IOZH + IIH IOZL + IIL Output Off Current HIGH Output Off Current LOW OE, T/R Inputs IIH Input HIGH Current OE, T/R Inputs An, Bn Inputs T/R Input IIL IOS Input LOW Current Output Short Circuit Current (Note 2) ICCH ICCL ICCZ Power Supply Current HIGH Power Supply Current LOW Power Supply Current OFF OE Input An Outputs Bn Outputs 60 100 2.4 2.7 2.4 2.7 2.0 2.0 0.35 0.35 0.5 0.5 0.55 0.55 70 650 20 100 1.0 0.8 1.2 150 225 90 120 110 3.3 3.3 3.4 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V V V V V V V V A mA A A mA mA mA mA mA mA mA mA VIN = 0.5 V VOUT = GND VOUT = GND VCC = MAX VCC = MAX VCC = MAX Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 12 mA IOH = 15 mA IOL = 20 mA IOL = 24 mA IOL = 48 mA IOL = 64 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 5.5 V VCC = MAX VCC = MAX VCC = MAX VCC = MIN VCC = MIN VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = 4.50 V VCC = 4.75 V VCC = 4.50 V
VCC = MAX, Outputs HIGH VCC = MAX, Outputs LOW VCC = MAX, Outputs OFF
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time.
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay An to Bn or Bn to An Output Enable Time Output Disable Time Min 2.5 2.5 3.0 3.5 2.5 2.0 Max 6.0 6.0 7.0 8.0 6.5 6.5 54F TA = -55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.5 2.5 3.0 3.5 2.5 2.0 Max 8.0 8.0 9.0 10 8.5 8.5 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 2.5 2.5 3.0 3.5 2.5 2.0 Max 7.0 7.0 8.0 9.0 7.5 7.5 Unit ns ns ns
8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

The MC54/74F251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.
MC54/74F251

FAST SCHOTTKY TTL
Multifunctional Capacity On-Chip Select Logic Decoding Inverting and Noninverting 3-State Outputs FUNCTIONAL DESCRIPTION
This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S0, S1, S2. Both assertion and negation outputs are provided. The Output Enable input (OE) is active LOW. When it is activated, the logic function provided at the output is: Z = OE (I0 S0 S1 S2 + I1 S0 S1 S2 + I2 S0 S1 S2 + I3 S0 S1 S2 + I4 S0 S1 S2 + I5 S0 S1 S2 + I6 S0 S1 S2 + I7 S0 S1 S2 + When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

16 1
16 1
16 1
ORDERING INFORMATION CONNECTION DIAGRAM

VCC 16 I4 15 I5 14 I6 13 I7 12 S0 11 S1 10 S2 9 MC54FXXXJ MC74FXXXN MC74FXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
9 10 11
1 I3
2 I2
3 I1
4 I0
5 Z
6 Z
7 OE
8 GND 6
S2 S1 S0 OE I0 I1 I2 I3 I4 I5 I6 I7 VCC = PIN 16 GND = PIN 8
7 4 3 2 1 15 14 13 12
MC54/74F251
FUNCTION TABLE
Inputs OE H L L L L L L L L S2 X L L L L H H H H S1 X L L H H L L H H S0 X L H L H L H L H Z Z I0 I1 I2 I3 I4 I5 I6 I7 Outputs Z Z I0 I1 I2 I3 I4 I5 I6 I7
H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care Z = High Impedance
LOGIC DIAGRAM
I0 S2 S1 I1 I2 I3 I4 I5 I6 I7
S0
OE

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 IOH IOL Output Current High Output Current Low 54, 74 54, 74 Min 4.5 -55 0 Typ 5.0 25 25 Max 5.5 125 70 3.0 24 mA mA Unit V C
MC54/74F251
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IOZH IOZL IIH Output LOW Voltage Output Off Current HIGH Output Off Current LOW Input HIGH Current 2.4 2.7 3.4 3.4 0.35 0.5 50 50 20 100 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 15 16 0.6 150 22 24 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A A A mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V In, Sn = 4.5 V OE = GND OE, In = 4.5 V VCC = MAX VCC = MAX VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX
VCC = MAX VCC = MAX
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ Parameter Propagation Delay Sn to Zn Propagation Delay Sn to Zn Propagation Delay In to Z Propagation Delay In to Z Output Enable Time OE to Z Output Disable Time OE to Z Output Enable Time OE to Z Output Disable Time OE to Z Min 4.0 3.2 4.5 4.5 3.0 1.5 4.0 3.0 3.0 3.0 3.0 2.0 4.0 3.5 3.0 2.0 Max 8.0 7.5 13 9.0 5.7 4.0 9.5 6.5 7.0 8.5 6.5 4.5 9.0 8.0 6.0 4.5 54F TA = -55 Cto +125C VCC = 5.0 V 10% CL = 50 pF Min 3.5 3.2 3.5 3.0 2.5 1.5 3.5 3.0 3.0 3.0 3.0 2.0 4.0 3.5 3.0 2.0 Max 9.5 9.5 16.5 10.5 8.0 6.0 11.5 7.5 9.5 10.5 8.5 8.0 10 10 7.0 8.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 4.0 3.2 4.5 4.0 3.0 1.5 4.0 3.0 3.0 3.0 3.0 2.0 4.0 3.5 3.0 2.0 Max 9.0 8.5 14 10.5 7.0 5.0 10.5 7.5 8.0 9.5 7.5 5.5 10 9.0 7.0 5.5 ns ns ns ns ns ns ns Unit ns
DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

The MC54/74F253 is a Dual 4-Input Multiplexer with 3-State Outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high-impedance state with a HIGH on the respective Output Enable (OE) inputs, allowing the outputs to interface directly with bus-oriented systems.
MC54/74F253

FAST SCHOTTKY TTL

VCC 16 OEb 15 S0 14 I3b 13 I2b 12 I1b 11 I0b 10 Zb 9
16 1
16 1
1 OEa
2 S1
3 I3a
4 I2a
5 I1a
6 I0a
7 Za
8 GND
16 1

Symbol VCC TA Parameter Supply Voltage Operating Ambient Temperature Range 54, 74 54 74 IOH IOL Output Current High Output Current Low 54, 74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 3.0 24 mA mA Unit V C
MC54/74F253
LOGIC DIAGRAM
OEb
15
13b
13
12b
12
11b
11
10b
10
S0
14
S1
2
13a
3
12a
4
11a
5
10a
6
OEa
1
VCC = PIN 16 GND = PIN 8 = PIN NUMBERS Zb

9
Za
FUNCTIONAL DESCRIPTION The F253 contains two identical 4-input Multiplexers with 3-State Outputs. They select two bits from four sources selected by common Select Inputs (S0, S1). The 4-input multiplexers have individual Output Enable (OEa, OEb) inputs which, when HIGH, force the outputs to a high impedance (high Z) state. The F253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below: FUNCTION TABLE
Select Inputs S0 X L L H H L L H H S1 X L L L L H H H H I0 X L H X X X X X X Data Inputs I1 X X X L H X X X X I2 X X X X X L H X X I3 X X X X X X X L H Output Enable OE H L L L L L L L L Output Z Z L H L H L H L H
H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care Z = High Impedance (off) Address inputs S0 and S1 are common to both sections.
Za = OEa (I0a S1 S0 + I1a S1 S0 + I2a S1 S0 + 13a S1 S0) Zb = OEb (I0b S1 S0 + I1b S1 S0 + I2b S1 S0 + I3b S1 S0) If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.
MC54/74F253
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IOZH IOZL IIH Output LOW Voltage Output Off Current HIGH Output Off Current LOW Input HIGH Current 2.4 2.7 0.5 50 50 20 100 IIL IOS Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current Total, Output HIGH ICC Total, Output LOW Total at HIGH-Z 16 23 23 mA 60 0.6 150 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A A A mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V OEn = GND IO = 4.5 V; Sn, I1 I3 = GND In, Sn, OEn = GND VCC = MAX OEn = 4.5 V, VCC = MAX In, Sn = GND VCC = MAX VCC = MAX VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Parameter Propagation Delay Sn to Zn Propagation Delay In to Zn Output Enable Time Min 4.5 3.0 3.0 2.5 3.0 3.0 2.0 2.0 Max 11.5 9.0 7.0 6.0 8.0 8.0 5.0 6.0 54F TA = -55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.5 2.5 2.5 2.5 2.5 2.5 2.0 2.0 Max 15 11 9.0 8.0 10 10 6.5 8.0 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 4.5 3.0 3.0 2.5 3.0 3.0 2.0 2.0 Max 13.5 10 8.0 7.0 9.0 9.0 6.0 7.0 ns ns ns Unit ns
MC54/74F256 DUAL 4-BIT ADDRESSABLE LATCH

The MC54/74F256 dual addressable latch has four distinct modes of operation which are selectable by controlling the Clear and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held HIGH (inactive) while the address lines are changing. In the dual 1-of-4 decoding or demultiplexing mode (MR = E = LOW), addressed outputs will follow the level of the D inputs with all other outputs LOW. In the clear mode, all outputs are LOW and uneffected by the Address and Data inputs. Combines Dual Demultiplexer and 8-Bit Latch Serial-to-Parallel Capability Output from Each Storage Bit Available Random (Addressable) Data Entry Easily Expandable Common Clear Input Useful as Dual 1-of-4 Active HIGH Decoder CONNECTION DIAGRAM
VCC 16 MR 15 E 14 Db 13 Q3b 12 Q2b 11 Q1b 10 Q0b 9 D SUFFIX SOIC CASE 751B-03
DUAL 4-BIT ADDRESSABLE LATCH

FAST SCHOTTKY TTL

16 1
16 1
16 1
1 A0
2 A1
3 Da
4 Q0a
5 Q1a
6 Q2a
8 7 Q3a GND
MC54FXXXJ MC74FXXXN MC74FXXXD Outputs Ceramic Plastic SOIC
FUNCTION TABLE
Inputs Operating Mode Master Reset Demulti lex Demultiplex (Active HIGH Decoder when D = H) Store (Do Nothing) Addressable Latch MR L L L L L H H H H H E H L L L L H L L L L D X d d d d X d d d d A0 X L H L H X L H L H A1 X L L H H X L L H H Q0 L Q=d L L L q0 Q=d q0 q0 q0
Q1 L L Q=d L L q1 q1 Q=d q1 q1
Q2 L L L Q=d L q2 q2 q2 Q=d q2
Q3 L L L L Q=d q3 q3 q3 q3 Q=d
LOGIC SYMBOL
3 Da 1 2 A0 13 Db E 14 15
A1 MR Q0a Q1a Q2a Q3a Q0b Q1b Q2b Q3b 4 5 6 7 9 10 11 12
H = HIGH Voltage Level Steady State L = LOW Voltage Level Steady State X = Immaterial d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition. q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.
MC54/74F256
LOGIC DIAGRAM
E Da A0 A1 MR Db
Q0a
Q1a
Q2a
Q3a
Q0b
Q1b
Q2b
Q3b

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range 74 Output Current High Output Current Low 54, 74 54, 74 0 25 70 1.0 20 Parameter 54, 74 54 Min 4.5 55 Typ 5.0 25 Max 5.5 125 Unit V C mA mA
MC54/74F256

Limits Symbol VIH VIL VIK VOH VOL IIH IIL IOS Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Input HIGH Current 0.1 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current Total, Total Output HIGH Total, Output LOW 60 0.6 150 42 60 2.7 0.5 20 V V A mA mA mA mA mA 2.5 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOL = 1.0 mA IOL = 1.0 mA IOL = 20 mA VCC = MIN VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX VCC = MAX
ICC
MC54/74F256
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Propagation Delay g y E to Qn Propagation Delay g y Dn to Qn Propagation Delay g y An to Qn Propagation Delay MR to Qn Min 4.0 3.0 3.5 3.0 3.5 4.0 5.0 Max 10.5 7.0 9.0 7.0 14 9.5 9.0 54F TA = 55 to +125C VCC = 5.0 V 10% CL = 50 pF Min 4.0 3.0 3.5 2.5 3.5 4.0 4.5 Max 13 8.5 11.5 8.5 15.5 11 11.5 74F TA = 0 to 70C VCC = 5.0 V 5% CL = 50 pF Min 4.0 3.0 3.5 2.5 3.5 4.0 4.5 Max 12 7.5 10 7.5 14.5 10 10 Unit ns ns ns ns
54/74F TA = +25C VCC = +5.0 V Symbol ts( ) (H) ts(L) th( ) (H) th(L) ts( ) (H) ts(L) th( ) (H) th(L) tW tW Parameter Setup Time, HIGH or LOW Dn to E Hold Time, HIGH or LOW Dn to E Setup Time, HIGH or LOW ( ) A to E(a) Hold Time HIGH or LOW A to E(b) E Pulse Width MR Pulse Width Min 4.0 4.0 2.0 2.0 4.0 4.0 0 0 4.0 4.0 Max 54F TA = 55 to +125C VCC = 5.0 V 10% Min 5.0 5.0 2.0 2.0 4.0 4.0 0 0 4.0 4.0 Max 74F TA = 0 to 70C VCC = 5.0 V 5% Min 4.0 4.0 2.0 2.0 4.0 4.0 0 0 4.0 4.0 Max ns ns ns ns ns ns Unit
NOTES: 1. The Address to Enable setup time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is 1. addressed and the other latches are not affected. 2. The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed 1. and the other latches are not affected.
MC74F257A QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

The MC74F257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (OE) input, allowing the outputs to interface directly with bus oriented systems. Multiplexer Expansion by Tying Outputs Together Non-Inverting 3-State Outputs Input Clamp Diodes Limit High-Speed Termination Effects AC Enhanced Version of the F257 CONNECTION DIAGRAM
VCC 16 OE 15 I0c 14 I1c 13 Zc 12 I0d 11 I1d 10 Zd 9
16 1
QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
16

1
1 S
2 I0a
3 I1a
4 Za
5 I0b
6 I1b
7 Zb
8 GND
LOGIC DIAGRAM
OE I0a I1a I0b I1b I0c I1c I0d I1d S
16 1
LOGIC SYMBOL
1
Za
Zb
Zc
Zd 4 Za Zb Zc Zd
S OE I0a I1a I0b I1b I0c I1c I0d I1d 15 2 3 5 6 14 13 11 10
FUNCTION TABLE
Output Enable OE H L L L L Select Input S X H H L L Data Inputs I0 X X X L H I1 X L H X X Outputs Z Z L H L H
7 12
MC74F257A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 74 74 VOL IOZH IOZL IIH Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 2.4 2.7 3.3 3.3 0.35 0.5 50 50 20 100 IIL IOS ICCH Input LOW Current Output Short Circuit Current (Note 2) 60 9.0 0.6 150 15 mA mA Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A A Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V S, I1x = 4.5 V OE, I0x = GND ICCL Power Supply Current 14.5 22 mA I1x = 4.5 V OE, I0x, S = GND ICCZ 15 23 S, I0x = GND OE, I1x = 4.5 V
VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX
VCC = MAX VCC = MAX
VCC = MAX
FUNCTIONAL DESCRIPTION The F257A is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the I0x inputs are selected and when Select is HIGH, the I1x inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below: Za = OE (I1a S + I0a S) Zb = OE (I1b S + I0b S) Zc = OE (I1c S + I0c S) Zd = OE (I1d S + I0d S) When the Output Enable input (OE) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.
MC74F257A
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Propagation Delay In to Zn Propagation Delay S to Zn Output Enable Time Parameter Min 1.5 2.0 3.0 2.5 2.0 2.5 2.0 2.0 Max 5.5 5.5 9.5 7.0 6.5 7.0 6.0 6.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 1.5 2.0 3.0 2.5 2.0 2.5 2.0 2.0 Max 6.0 6.0 10.5 8.0 7.0 8.0 7.0 7.0 ns ns ns Unit ns

The MC74F258A is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common Data Select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (OE) input, allowing the outputs to interface directly with bus-oriented systems. Multiplexer Expansion by Tying Outputs Together Inverting 3-State Outputs AC Enhanced Version of the F258 CONNECTION DIAGRAM (TOP VIEW)
VCC 16 OE 15 I0c 14 I1c 13 Zc 12 I0d 11 I1d 10 Zd 9
16
MC74F258A

FAST SCHOTTKY TTL

1
1 S
2 I0a
3 I1a
4 Za
5 I0b
6 I1b
7 Zb
8 GND
16 1
LOGIC DIAGRAM
OE I0a I1a I0b I1b I0C I1C I0D I1C S
16 1
LOGIC SYMBOL
1
S 4 Za Zb Zc Zd 7 12 Zb Zc Zd Za OE I0a I1a I0b I1b I0c I1c I0d I1d 15 2 3 5 6 14 13 11 10
MC74F258A
FUNCTION TABLE
Output Enable OE H L L L L
Select Input S X H H L L I0 X X X L H
Data Inputs I1 X L H X X
Output Z Z H L H L


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 74 74 VOL IOZH IOZL IIH Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 2.7 2.4 0.35 0.5 50 50 20 100 IIL IOS ICCH Input LOW Current Output Short Circuit Current (Note 2) 60 6.2 0.6 150 9.5 V A A A A mA mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V S, I1x = 4.5 V OE, I0x = GND ICCL Power Supply Current 15.1 23 mA I1x = 4.5 V OE, I0x, S = GND ICCZ 11.3 17 S, I0x = GND OE, I1x = 4.5 V
Min 2.0
Typ
Max
Unit V
Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA VCC = MIN VCC = 4.75 V VCC = MIN VCC = MIN VCC = MAX VCC = MAX VCC = MAX
0.8 1.2 3.3
V V V
VCC = MAX VCC = MAX
VCC = MAX
MC74F258A
AC CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Propagation Delay In to Zn Propagation Delay S to Zn Output Enable Time Parameter Min 2.5 1.0 3.0 2.5 2.0 2.5 2.0 1.5 Max 5.3 4.0 7.5 7.0 6.0 7.0 6.0 6.0 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 2.0 1.0 3.0 2.5 2.0 2.5 2.0 1.5 Max 6.0 5.0 8.5 8.0 7.0 8.0 7.0 7.0 ns ns ns Unit ns
The F258A is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the I0x inputs are selected and when Select is HIGH, the I1x inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The F258A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below: Za = OE (I1a S + I0a S) Zb = OE (I1b S + I0b S) Zc = OE (I1c S + I0c S) Zd = OE (I1d S + I0d S) When the Output Enable input (OE) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.
MC54/74F259 8-BIT ADDRESSABLE LATCH

The MC54/74F259 is a high-speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW Common Clear for resetting all latches, as well as an active LOW Enable. Serial-to-Parallel Conversion Eight Bits of Storage with Output of Each Bit Available Random (Addressable) Data Entry Active High Demultiplexing or Decoding Capability Easily Expandable Common Clear
8-BIT ADDRESSABLE LATCH

FAST SCHOTTKY TTL

16
FUNCTIONAL DESCRIPTION The MC54/74F259 has four modes of operation as shown in the Mode Select Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states in the memory mode. All the latches remain in their previous state and are unaffected by the Data or Address inputs. In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the MC54/74F259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Truth Table below summarizes the operations of the MC54/74F259.
16 1
16 1
ORDERING INFORMATION CONNECTION DIAGRAM

VCC 16 MR 15 E 14 D 13 Q7 12 Q6 11 Q5 10 Q4 9 MC54FXXXJ MC74FXXXN MC74FXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
14 13 1 2 3 D A0 A1 A2 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 4 5 6 7 9 10 11 12 E 15 MR
1 A0
2 A1
3 A2
4 Q0
5 Q1
6 Q2
7 Q3
8 GND
MC54/74F259
Q7
Q6
Q5
MR Q4
A2 A1
Q3
A0
Q2
Q1 D E Q0
MC54/74F259
MODE SELECT TABLE

E L H L H MR H H L L Mode Addressable Latch Memory Active HIGH 8-Channel Demultiplexer Clear
FUNCTION TABLE
Operating Mode Master Reset Demultiplex (Active HIGH Decoder when D = H) Inputs MR L L L L L H H H H H E H L L L L H L L L L D X d d d d X d d d d A0 X L H L H X L H L H A1 X L L H H X L L H H A2 X L L L H X L L L H Q0 L Q=d L L L q0 Q=d q0 q0 q0 Q1 L L Q=d L L q1 q1 Q=d q1 q1 Q2 L L L Q=d L q2 q2 q2 Q=d q2 Outputs Q3 L L L L L q3 q3 q3 q3 q3 Q4 L L L L L q4 q4 q4 q4 q4 Q5 L L L L L q5 q5 q5 q5 q5 Q6 L L L L L q6 q6 q6 q6 q6 Q7 L L L L Q=d q7 q7 q7 q7 Q=d
Store (Do Nothing)
Addressable Latch
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition. q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.
MC54/74F259

Limits Symbol VIH VIL VIK VOH VOL IIH IIL IOS Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Input HIGH Current 0.1 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current Total, Total Output HIGH Total, Output LOW 60 0.6 150 46 75 2.7 0.5 20 V V A mA mA mA mA mA 2.5 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOL = 1.0 mA IOL = 1.0 mA IOL = 20 mA VCC = MIN VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX,VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX VCC = MAX
ICC
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more then one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Propagation Delay E to Qn Propagation Delay g y Dn to Qn Propagation Delay g y An to Qn Propagation Delay g y MR to Qn Min 4.0 3.0 3.5 3.0 3.5 4.0 50 5.0 Max 10.5 7.0 9.0 6.5 13 9.0 90 9.0 54F TA = 55 to + 125C VCC = 5.0 V 10% CL = 50 pF Min 4.0 3.0 3.5 2.5 3.5 4.0 45 4.5 Max 13 8.5 11.5 8.5 15.5 11 11 5 11.5 74F TA = 0 to + 70C VCC = 5.0 V 10% CL = 50 pF Min 4.0 3.0 3.5 2.5 3.5 4.0 45 4.5 Max 12 7.0 10 7.0 14.5 9.5 10 Unit ns ns ns ns
MC54/74F259
54/74F TA = +25C VCC = +5.0 V Symbol ts(H) ts(L) ( ) th(H) th(L) ts(H) ts(L) ( ) th(H) th(L) tW tW Parameter Setup Time, HIGH or LOW Dn to E Hold Time, HIGH or LOW Dn to E Setup Time, HIGH or LOW A to E(a) Hold Time, HIGH or LOW A to E(b) E Pulse Width Min 4.0 4.0 2.0 2.0 4.0 4.0 0 0 4.0 4.0 Max 54F TA = 55 to +125C VCC = 5.0 10% Min 5.0 5.0 2.0 2.0 4.0 4.0 0 0 4.0 4.0 Max 74F TA = 0 to +70 C VCC = 5.0 V 10% Min 4.0 4.0 2.0 2.0 4.0 4.0 0 0 4.0 4.0 Max Unit ns ns ns ns ns ns
MR Pulse Width
a. The Address to Enable setup time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected. b. The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
MC74F269 8-BIT BIDIRECTIONAL BINARY COUNTER

The MC74F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry look-ahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock. Synchronous Counting and Loading Built-In Lookahead Carry Capability Count Frequency 115 MHz Typical Supply Current 95 mA Typical PIN ASSIGNMENT
PE 24 P0 23 P1 22 P2 21 P3 20 VCC 19 P4 18 P5 17 P6 16 P7 15 TC CET 14 13
24 1
8-BIT BIDIRECTIONAL BINARY COUNTER

FAST SCHOTTKY TTL
1 U/D
2 Q0
3 Q1
4 Q2
5 Q3
8 6 7 Q4 GND Q5
9 Q6
10 Q7
11 12 CP CEP
24 1
24 1
DW SUFFIX SOIC CASE 751E-03

MC74F269
FUNCTION TABLE
Inputs Operating Mode Parallel Load Count Up Count Down Hold Do Nothing CP U/D X X h l X X CEP X X l l h X CET X X l l X h PE l l h h h h Pn l h X X X X Outputs Qn L H Count Up Count Down qn qn TC ( ) (a) (a) (a) (a) ( ) (a) H
H = HIGH voltage level steady state h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition L = LOW voltage level steady state l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition X = Dont care q = Lower case letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition = LOW-to-HIGH clock transition (a) = The TC is LOW when CET is LOW and the counter is at Terminal Count. Terminal Count Up is with all Qn outputs HIGH and Terminal Count Down is with all (a) = Qn outputs LOW.
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise specified)

Limits Symbol VOH VOL VIK IIH IIL IOS ICC Parameter Output HIGH Voltage Output LOW Voltage Input Clamp Diode Voltage Input HIGH Current 20 Input LOW Current Output Short Circuit Current (Note 2) Total Supply Current (total) ICCH ICCL 60 93 98 0.6 150 120 mA 125 VCC = MAX 74 2.7 74 3.4 0.35 0.5 1.2 100 V V A mA mA Min 2.5 V IOH = 1.0 mA 10 Typ Max Unit Test Conditions VCC = 4.5 V VCC = 4.75 V
IOL = 20 mA, VCC = 4.5 V VCC = MIN, IIN = 18 mA VCC = MAX VIN = 7.0 V VIN = 2.7 V
VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V (Note 3) (Note 4)
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time, nor for more than 1 second. 3. PE = CET = CEP = U/D = GND: Pn = 4.5 V: CP = 4. PE = CET = CEP = U/D = GND: CP =
MC74F269
LOGIC DIAGRAM
P0
DETAIL A
Q0
P1 P2
DETAIL A
Q1
DETAIL A
Q2 Q3
DETAIL A
P3
DETAIL A
Pn DATA
D CP
Q Q
P4
DETAIL A
Q4
P5 PE CLOCK P6
DETAIL A
Q5
DETAIL A
Q6
P7 CE CP U/D CEP CET
DETAIL A
Q7
TC
MC74F269
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay g y CP to Qn (Load) PE = LOW Propagation Delay g y CP to Qn (Count) PE = HIGH Propagation Delay g y CP to TC Propagation Delay g y CET to TC Propagation Delay g y U/D to TC Min 100 3.0 4.0 3.0 4.5 4.5 5.0 3.5 3.5 4.0 4.5 5.5 5.0 6.0 7.0 7.5 7.5 5.0 5.5 6.0 5.5 9.0 9.0 9.0 10 10 10 9.0 9.0 9.0 9.5 Typ Max 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 85 3.0 4.0 2.5 4.5 4.5 5.0 3.5 3.5 4.0 4.5 9.5 9.5 10 10.5 10.5 11 10 10 10 10 Max Unit MHz ns ns ns ns ns
AC SETUP REQUIREMENTS
74F TA = +25C VCC = +5.0 V CL = 50 pF Min Set-up Time, HIGH or LOW P to CP Hold Time, HIGH or LOW P to CP Set-up Time, HIGH or LOW PE to CP Hold Time, HIGH or LOW PE to CP Set-up Time, HIGH or LOW CET, CEP to CP Hold Time, HIGH or LOW CET, CEP to CP Set-up Time, HIGH or LOW U/D to CP Hold Time, HIGH or LOW U/D to CP Clock Pulse Width CP 2.0 2.0 1.0 1.0 5.0 5.5 0 0 4.5 4.5 0 0 6.0 7.0 0 0 4.0 4.5 Typ Max 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 2.5 2.5 1.0 1.0 5.5 6.5 0 0 5.5 5.5 0 0 7.0 8.0 0 0 4.0 5.0 Typ Max Unit ns ns ns ns ns ns ns ns ns
Parameter Symbol ts( ) (H) ts(L) th( ) (H) th(L) ts( ) (H) ts(L) th( ) (H) th(L) ts( ) (H) ts(L) th( ) (H) th(L) ts( ) (H) ts(L) th( ) (H) th(L) tw( ) (H) tw(L)
MC74F269
TIMING DIAGRAM
PE P0 P1 P2 P3 P4 P5 P6 P7 CP U/D
CEP AND CET Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
TC 253 254 255 0 1 2 2 1 0 255 254 253
LOAD
COUNT UP
INHIBIT
COUNT DOWN
MC54/74F280 9-BIT PARITY GENERATOR/ CHECKER

The MC54/74F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output.
9-BIT PARITY GENERATOR/CHECKER

FAST SCHOTTKY TTL
CONNECTION DIAGRAM
VCC 14 I5 13 I4 12 I3 11 I2 10 I1 9 I0 8
14 1
1 I6
2 I7
3 NC
4 I8
5 E
6 O
7 GND
14 1
LOGIC DIAGRAM
I8 I7 I6 I5 I4 I3 I2 I1 I0 D SUFFIX SOIC CASE 751A-02
14 1
LOGIC SYMBOL
8 9 10 11 12 13 1 2 4 I0 I1 I2 I3 I4 I5 I6 I7 I8 O O E 6 E 5

MC54/74F280
FUNCTION TABLE
Number of HIGH Inputs I0-I8 0, 2, 4, 6, 8 1, 3, 5, 7, 9
H = HIGH Voltage Level; L = LOW Voltage Level
Outputs Even H L Odd L H

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 IOH IOL Output Current High Output Current Low 54, 74 54, 74 Min 4.5 -55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 mA mA Unit V C

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output Low Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL IOS ICC Input LOW Current Short Circuit Current (Note 2) Power Supply Current 60 25 0.6 150 38 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = 18 MA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX VCC = 4.5 V VCC = 4.75 V VCC = MIN
MC54/74F280
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay In to E Propagation Delay In to O Min 4.5 4.5 4.5 4.5 Max 15 16 15 16 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 4.5 4.5 4.5 4.5 Max 20 21 20 21 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 4.5 4.5 4.5 4.5 Max 16 17 16 17 ns Unit ns
MC54/74F283 4-BIT BINARY FULL ADDER (With Fast Carry)

The MC54/74F283 high-speed 4-bit binary full adder with internal carry lookahead, accepts two 4-bit binary words (A0A3, B0B3) and a Carry input (C0). It generates the binary Sum outputs (S0S3) and the Carry output (C4) from the most significant bit. The F283 will operate with either active-HIGH or active-LOW operands (positive or negative logic).
4-BIT BINARY FULL ADDER (With Fast Carry)

FAST SCHOTTKY TTL
FUNCTIONAL DESCRIPTION The F283 adds two 4-bit binary words (A plus B) plus the incoming carry C0. The binary sum appears on the Sum (S0S3) and outgoing carry (C4) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two. 20 (A0 + B0 + C0) + 21 (A1 + B1) + 22 (A2 + B2) + 23 (A3 + B3) = S0 + 2S1 + 4S2 + 8S3 + 16C4 Where (+) = plus Interchanging inputs of equal weight does not affect the operation.Thus C0, A0, B0 can be arbitrarily assigned to pins 5, 6 and 7. Due to the symmetry of the binary add function, the F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See Figure A. Note that if C0 is not used it must be tied LOW for active-HIGH logic or tied HIGH for active-LOW logic. Due to pin limitations, the intermediate carries of the F283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure B shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A3, B3) LOW makes S3 dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure C shows a way of dividing the F283 into a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry (C10) signal into the fourth stage (via A2 and B2) and bringing out the carry from the second stage on S2. Note that as long as A2 and B2 are the same, whether HIGH or LOW, they do not influence S2. Similarly, when A2 and B2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure D shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S0, S1 and S2 present a binary number equal to the number of inputs I1I5 that are true. Figure E shows one method of implementing a 5-input majority gate. When three or more of the inputs I1I5 are true, the output M5 is true. CONNECTION DIAGRAM
VCC 16 B2 15 A2 14 S2 13 A3 12 B3 11 S3 10 C4 9 13 10 S2 S3 C4 9 J SUFFIX CERAMIC CASE 620-09
16 1
16 1
16 1
LOGIC SYMBOL
7
C0 4 1 S0 S1
A0 B0 A1 B1 A2 B2 A3 B3
5 6 3 2 14 15 12 11 VCC = PIN 16 GND = PIN 8
1 S1
2 B1
3 A1
4 S0
5 A0
6 B0
7 C0
8 GND
MC54/74F283
LOGIC DIAGRAM
C0
A0
B0
A1
B1
A2
B2
A3
B3
S0
S1
S2
S3
C4

Figure A. Active-HIGH versus Active-LOW Interpretation

C0 Logic Levels Active HIGH Active LOW L 0 1 A0 L 0 1 A1 H 1 0 A2 L 0 1 A3 H 1 0 B0 H 1 0 B1 L 0 1 B2 L 0 1 B3 H 1 0 S0 H 1 0 S1 H 1 0 S2 L 0 1 S3 L 0 1 C4 H 1 0
Active HIGH: 0 + 10 + 9 = 3 + 16
Active LOW: 1 + 5 + 6 = 12 + 0
MC54/74F283
C10 L A0 B0 A1 B1 A2 B2 A3 B3 C0 S0 S1 S2 S3 C3 C4 C0 A0 B0 A1 B1 A0 B0 A1 B1 C0 S0 S0 S1 S1 S2 C2 S3 S10 A10 B10 A2 B2 A3 B3 C4 C11
Figure B. 3-Bit Adder
Figure C. 2-Bit and 1-Bit Adders
I3 I3 I1 I2 L I4 I5 A0 B0 A1 B1 A2 B2 A3 B3 A0 B0 A1 B1 A2 B2 A3 B3 C0 S0 20 S1 21 S2 22 S3 C4 C0 S0 S1 S2 S3 C4 I1 I2 I4 I5
M5
Figure D. 5-Input Encoder
Figure E. 5-Input Majority Gate

Limits Symbol VIH VIL VIK VOH VOL IIH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Input HIGH Current 100 Input LOW Current C0 Input A and B Inputs IOS ICC Output Short Circuit Current (Note 2) Power Supply Current 60 36 0.6 1.2 150 55 2.7 3.4 0.35 0.5 20 V V A A mA mA mA mA VOUT = 0 V Inputs = 4.5 V VCC = MAX VCC = MAX 2.5 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX
IIL
VCC = MAX
MC54/74F283
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay C0 to Sn Propagation Delay An or Bn to Sn Propagation Delay C0 to C4 Propagation An or Bn to C4 Min 3.5 4.0 3.0 3.5 3.5 3.0 3.0 3.0 Typ 7.0 7.0 7.0 7.0 5.7 5.4 5.7 5.3 Max 9.5 9.5 9.5 9.5 7.5 7.0 7.5 7.0 54F TA = 55 to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.5 4.0 3.0 3.5 3.5 3.0 3.0 3.0 Max 14 14 14 14 10.5 10 10.5 10 74F TA = 0 to +70C VCC = 5.0 V 10% CL = 50 pF Min 3.5 4.0 3.0 3.5 3.5 3.0 3.0 3.0 Max 10.5 10.5 10.5 10.5 8.5 8.0 8.5 8.0 Unit ns ns ns ns
MC74F323 8-INPUT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS RESET AND COMMON I/O PINS
The MC74F323 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Its function is similar to the F299 with the exception of Synchronous Reset. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register. Four modes of operation are possible: hold (store), shift left, shift right and parallel load. All modes are activated on the LOW-to-HIGH transition of the clock.
8-INPUT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS RESET AND COMMON I/O PINS
FAST SCHOTTKY TTL
Common I/O For Reduced Pin Count Four Operation Modes: Shift Left, Shift Right, Parallel Load and Store Separate Continuous Inputs and Outputs from Q0 and Q7 Allow Easy
Cascading Fully Synchronous Reset 3-State Outputs for Bus Oriented Applications Input Clamp Diodes Limit High-Speed Termination Effects
20 1
20 1
CONNECTION DIAGRAM
VCC 20 S1 19 DS7 Q7 18 17 I/O7 I/O5 I/O3 I/O1 CP 16 15 14 13 12 DS0 11
20 1
1 S0 2 3 4 5 6 8 7 OE1 OE2 I/O6 I/O4 I/O2 I/O0 Q0 9 10 SR GND MC74FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 1.0/ 3.0 20/24 Unit V C mA mA
MC74F323
FUNCTION TABLE
Inputs SR L H H H H S1 X H L H L S0 X H H L L CP X Response Synchronous Reset: Q0Q7 = LOW Parallel Load: I/On Qn Shift Right: DS0 Q0, Q0 Q1, etc. Shift Left: DS7 Q7, Q7 Q6, etc. Hold
H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care = LOW-to-HIGH clock transition.
The MC74F323 contains eight edge-triggered D-type flips-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S0 and S1, as shown in the Function Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words. A LOW signal on SR overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended set-up and hold times, relative to the rising edge of CP, are observed. A HIGH signal on either OE1 or OE2 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S0 and S1 in preparation for a parallel load operation.

Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Q0/Q7 VOH Output HIGH Voltage I/O VOL Output LOW Voltage 74 74 74 74 Q0/Q7 I/O Q0/Q7 IIH Input HIGH Current I/O Q0/Q7 I/O IIL IOZH IOZL IOS ICC Input LOW Current Off-State Output Current, , High-Level Voltage Applied Off-State Output Current, Low-Level Voltage Applied Output Short Circuit Current (Note 2) Total Supply Current 60 S0, S1 Other Inputs 2.5 2.7 2.7 2.4 0.5 0.5 20 70 0.1 1.0 1.2 0.6 70 1.0 0.6 150 95 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A mA mA A mA mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA VCC = 4.5 V IOH = 1.0 mA 10 VCC = 4.75 V IOH = 3.0 mA 30 IOL = 20 mA IOL = 24 mA VCC = 4.75 V VCC = 4.5 V VCC = MIN
VCC = MAX, VIN = 2 7 V MAX 2.7 VCC = MAX VIN = 7.0 V VIN = 5.5 V
VCC = MAX, VIN = 0 5 V MAX 0.5 VCC = MAX VOUT = 2.7 V VOUT = 5.5 V
VCC = MAX, VOUT = 0.5 V VCC = MAX VOUT = 0 V Outputs Disabled
NOTES: 1. For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time, nor for more than 1 second.
MC74F323
74F TA = +25C VCC = +5.0 V CL = 50 pF Min Max 70 3.5 3.5 3.5 5.0 3.5 4.0 2.0 2.0 9.0 8.5 9.0 11 8.0 10 6.0 5.5 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min Max 70 3.5 3.5 3.5 5.0 3.5 4.0 2.0 2.0 10 9.5 10 12 9.0 11 7.0 6.5
Symbol fMAX tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ
Parameter Maximum Input Frequency Propagation Delay CP to Q0 or Q7 Propagation Delay CP to I/On Output Enable Time to HIGH or LOW Level Output Disable Time to HIGH or LOW Level
Unit MHz ns ns ns ns
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Set-Up Time, HIGH or LOW S0 or S1 to CP Hold Time, HIGH or LOW S0 or S1 to CP Set-Up Time, HIGH or LOW I/On, DS0, DS7 to CP Hold Time, HIGH or LOW I/On, DS0, DS7 to CP Set-Up Time, HIGH or LOW SR to CP Hold Time, HIGH or LOW SR to CP CP Pulse Width HIGH or LOW Width, Min 8.5 8.5 0.0 0.0 5.0 5.0 2.0 2.0 10 10 0.0 0.0 7.0 7.0 Typ Max 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 8.5 8.5 0.0 0.0 5.0 5.0 2.0 2.0 10 10 0.0 0.0 7.0 7.0 Max Unit ns ns ns ns ns ns ns
S1
19
S0
LOGIC DIAGRAM
18
DS7 DS0 SR CP
11 9 12 8 2 3 6 14 5 15 4 16
Q0 OE1 OE2
D CP Q
D CP Q
D CP Q
D CP Q
D CP Q
D CP Q
D CP Q
D CP Q
17
Q7
13
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
MC54/74F350 4-BIT SHIFTER (With 3-State Outputs)

The MC54/74F350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select (S0, S1) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-state outputs of different packages and using the Output Enable (OE) inputs as a third Select level. With appropriate interconnections, the F350 can perform zero-backfill, sign-extend or end-around (barrel) shift functions.
4-BIT SHIFTER (With 3-State Outputs)

FAST SCHOTTKY TTL
Linking Inputs for Word Expansion 3-State Outputs for Extending Shift Range
FUNCTIONAL DESCRIPTION The F350 is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes successive one-bit shifts of the data word. This internal connection makes it possible to perform shifts of 0, 1, 2 or 3 places on words of any length. A 7-bit data word is introduced at the In inputs and is shifted according to the code applied to the select inputs S0, S1. Outputs O0O3 are 3-state, controlled by an active-LOW output enable (OE). When OE is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs will be forced to the high-impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop. LOGIC EQUATIONS O0 = S0 S1 I0 + S0 S1 l1 + S0 S1 I2 + S0 S1 I3 O1 = S0 S1 I1 + S0 S1 I0 + S0 S1 l1 + S0 S1 I2 O2 = S0 S1 I2 + S0 S1 I1 + S0 S1 I0 + S0 S1 I1 O3 = S0 S1 I3 + S0 S1 I2 + S0 S1 I1 + S0 S1 I0 TRUTH TABLE
Inputs OE H L L L L S1 X L L H H S0 X L H L H O0 Z I0 I1 I2 I3 O1 Z I1 I0 I1 I2 Outputs O2 Z I2 I1 I0 I1 O3 Z I3 I2 I1 I0 J SUFFIX CERAMIC CASE 620-09
16 1
16 1
16 1
LOGIC SYMBOL
13 9 10 OE S1 S0 I3 I2 O0 I1 O1 I0 O2 I1 O3 I2 I3 VCC = PIN 16 GND = PIN 8
Z = High Impedance X = Immaterial
1 2 3 4 5 6 7
CONNECTION DIAGRAM
VCC 16 O0 15 O1 14 OE 13 O2 12 O3 11 S0 10 S1 9
15 14 12 11
1 I3
2 I2
3 I1
4 I0
5 I1
6 I2
7 I3
8 GND
MC54/74F350
LOGIC DIAGRAM
I3 I2 I1 I0 I1 I2 I3 S1 S0 OE
O0 Symbol VCC TA IOH IOL Supply Voltage
O1 Parameter
O2 Min 54, 74 54 4.5 55 0
O3 Typ 5.0 25 25 Max 5.5 125 70 3.0 24 Unit V C mA mA
Operating Ambient Temperature Range 74 Output Current High Output Current Low 54, 74 54, 74

Limits Symbol VIH VIL VIK VOH VOL IOZH IOZL IIH IIL IOS ICCH ICCL ICCZ Power Supply Current Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 100 Input LOW Current Output Short Circuit Current (Note 2) 60 22 26 26 1.2 150 35 41 42 mA 2.7 3.3 0.35 0.5 50 50 20 V V A A A mA mA 2.4 3.3 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V Outputs HIGH Outputs LOW Outputs OFF VCC = MAX VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX
NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges. NOTES: 2. Not more than one output should be shorted at a time, nor for more than 1 second.
MC54/74F350
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay In to 0n Propagation Delay Sn to On Out ut Output Enable Time Out ut Output Disable Time Min 3.0 2.5 4.0 3.0 2.5 4.0 2.0 1.5 Max 6.0 5.5 10 8.5 7.0 9.0 5.5 5.5 54F TA = 55 to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 4.0 3.0 2.5 4.0 2.0 1.5 Max 7.5 7.0 13.5 10 10.5 11 7.0 9.0 74F TA = 0 to +70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 4.0 3.0 2.5 4.0 2.0 1.5 Max 7.0 6.5 11 9.5 8.0 10 6.5 6.5 Unit ns ns ns ns
APPLICATIONS 16-Bit Shift-Up 0 to 3 Pieces, Zero Backfill

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
GND S0 S1 OE S0 S1 OE 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Y0 Y1 Y2 Y3 I3 I2 I1 I0 I1 I2 I3 S0 S1 OE Y0 Y1 Y2 Y3 I3 I2 I1 I0 I1 I2 I3 S0 S1 OE Y0 Y1 Y2 Y3 I3 I2 I1 I0 I1 I2 I3 S0 S1 OE Y0 Y1 Y2 Y3 I3 I2 I1 I0 I1 I2 I3
S1 L L H H
S0 L H L H
NO SHIFT SHIFT 1 PLACE SHIFT 2 PLACES SHIFT 3 PLACES
MC54/74F350
8-Bit End Around Shift 0 to 7 Pieces
0 1 2 3 4 5 6 7
S0 S1
I3 I2 I1 I0 I1 I2 I3
S0 S1
I3 I2 I1 I0 I1 I2 I3
S0 S1
I3 I2 I1 I0 I1 I2 I3
S0 S1
I3 I2 I1 I0 I1 I2 I3
OE S0 S1 S2 S2
Y0
Y1
Y2
Y3
OE
Y0
Y1
Y2
Y3
OE
Y0
Y1
Y2
Y3
OE
Y0
Y1
Y2
Y3
S2 L L L L H
S1 L L H H L
S0 L H L H L
NO SHIFT SHIFT END AROUND 1 SHIFT END AROUND 2 SHIFT END AROUND 3 SHIFT END AROUND 4
S2 H H H
S1 L H H
S0 H L H
SHIFT END AROUND 5 SHIFT END AROUND 6 SHIFT END AROUND 7
13-Bit Twos Complement Scaler

12 11 10 9 8 7 6 5 4 3 2 1 S
S0 S1
I3 I2 I1 I0 I1 I2 I3
S0 S1
I3 I2 I1 I0 I1 I2 I3
S0 S1
I3 I2 I1 I0 I1 I2 I3
OE S0 S1
Y0
Y1
Y2
Y3
OE
Y0
Y1
Y2
Y3
OE
Y0
Y1
Y2
Y3
12
11
10
S1 L L H H
S0 L8 H4 L2 H NO CHANGE
SCALE 1/8 1/4 1/2 1
MC54/74F352 DUAL 4-INPUT MULTIPLEXER

The MC54/74F352 is a very high speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The F352 is the functional equivalent of the F153 except with inverted outputs. Inverted Version of the F153 Separate Enables for Each Multiplexer Input Clamp Diode Limits High-Speed Termination Effects CONNECTION DIAGRAM (TOP VIEW)
16 1

FAST SCHOTTKY TTL
1 Ea
2 S1
3 I3a
4 I2a
5 I1a
6 I0a
7 Za
8 GND
16 1
LOGIC DIAGRAM
Ea I0a I1a I2a I3a S1 S0 I0b I1b I2b I3b Eb
16 1
LOGIC SYMBOL
2 S1 14 S0 Ea I0a I1a I2a I3a I0b I1b I2b I3b Eb
1 6 5 4 3 10 11 12 13 15
Za
Za
Zb 9 VCC = PIN 14 GND = PIN 7 Zb
MC54/74F352
Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 IOH IOL Output Current High Output Current Low 54, 74 54, 74 Min 4.5 - 55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 Unit V C mA mA
FUNCTIONAL DESCRIPTION The F352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S0, S1).The two 4-input multiplexer circuits have individual active-LOW Enables(Ea, Eb) which can be used to strobe the outputs independently. When the Enables (Ea, Eb) are HIGH, the corresponding outputs (Za, Zb) are forced HIGH. The logic equations for the outputs are shown below: The F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.
Za = Ea (I0a S1 S0 + I1a S1 S0 + I2a S1 S0 + I3a S1 S0) Zb = Eb (I0b S1 S0 + I1b S1 S0 + I2b S1 S0 + I3b S1 S0)
FUNCTION TABLE
Select Inputs S0 X L L H H L L H H S1 X L L L L H H H H E H L L L L L L L L Inputs (a or b) I0 X L H X X X X X X I1 X X X L H X X X X I2 X X X X X L H X X I3 X X X X X X X L H Output Z H H L H L H L H L
MC54/74F352

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL IOS ICCH ICCL Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 9.3 13.3 0.6 150 14 20 mA mA mA Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V VIN = GND VIN = HIGH VCC = MAX VCC = MAX VCC = MAX VCC = MIN VCC = 4.50 V VCC = 4.75 V VCC = MIN VCC = MAX
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Sn to Zn Propagation Delay En to Zn Propagation Delay In to Zn Min 3.5 3.0 2.5 3.0 2.5 1.5 Typ 7.4 7.0 5.0 5.0 4.9 3.0 Max 11 8.5 7.0 7.0 7.0 3.5 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 2.0 2.5 2.0 1.0 Max 14 11 10 9.0 9.0 5.0 74F TA = 0C to + 70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 2.0 2.5 2.0 1.0 Max 12.5 9.5 8.0 8.0 8.0 4.0 ns ns Unit ns

The MC54/74F353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (OE) inputs, allowing the outputs to interface directly with bus-oriented systems.
MC54/74F353
Inverted Version of F253 Multifunction Capability Separate Enables for Each Multiplexer
16 1
FUNCTIONAL DESCRIPTION The MC54/74F353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (S0, S1).The 4-input multiplexers have individual Output enable (OEa, OEb) inputs which, when HIGH, force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below: Za=OEa (I0a S1 S0 +I1a S1 S0 + I2a S1 S0 + I3a S1 S0) Zb=OEb (I0b S1 S0 + I1b S1 S0 + I2bS1S0+I3bS1S0) If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.
16 1
16 1
ORDERING INFORMATION CONNECTION DIAGRAM (TOP VIEW)

VCC 16 OEb 15 S0 14 I3b 13 I2b 12 I1b 11 I0b 10 Zb 9 MC54FXXXJ MC74FXXXN MC74FXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
2 S1 1 OEa 2 S1 3 I3a 4 I2a 5 I1a 6 I0a 7 Za 8 GND 7 Za 14 S0 OEa I0a I1a I2a I3a I0b I1b I2b I3b OEb
1 6 5 4 3 10 11 12 13 15
Zb
MC54/74F353
FUNCTION TABLE
Select Inputs S0 X L L H H L L H H S1 X L L L L H H H H I0 X L H X X X X X X Data Inputs I1 X X X L H X X X X I2 X X X X X L H X X I3 X X X X X X X L H Output Enable OE H L L L L L L L L Output Z (Z) H L H L H L H L
Address inputs S0 and S1 are common to both sections. H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care (Z) = High Impedance
LOGIC DIAGRAM
OEb I3b I2b I1b I0b S0 S1 I3a I2a I1a I0a OEa
Zb
Za

MC54/74F353
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IOZH IOZL IIH Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 2.4 2.7 3.3 3.3 0.35 0.5 50 50 20 100 IIL IOS ICCH ICCL ICCZ Power Supply Current Input LOW Current Output Short Circuit Current (Note 2) 60 9.3 13.3 15 0.6 150 14 20 23 mA mA mA Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A A Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V In, Sn, OEn = GND In, Sn = GND OEn = 4.5 V VCC = MAX VCC = MAX VCC = MAX VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Parameter Propagation Delay Sn to Zn Propagation Delay In to Zn Output Enable Time Min 3.5 3.0 2.5 1.0 3.0 3.5 2.0 2.0 Max 11 8.5 7.0 3.5 8.0 8.0 5.0 6.0 54F TA = - 55C to + 125C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 2.0 1.0 3.0 3.0 2.0 1.5 Max 14 11 9.0 5.0 10.5 10.5 7.0 8.0 74F TA = 0C to + 70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 2.0 1.0 3.0 3.0 1.5 1.5 Max 12.5 9.5 8.0 4.0 9.0 9.0 6.0 7.0 ns ns Unit ns
11
HEX BUFFER/DRIVER GATED ENABLE NONINVERTING AND INVERTING, 3-STATE

CONNECTION DIAGRAM
MC54/74F365 VCC OE2 16 15 I 14 O 13 I 12 O 11 I 10 O 9
MC54/74F365 MC54/74F366
F365 HEX BUFFER/DRIVER GATED ENABLE NONINVERTING, 3-STATE F366 HEX BUFFER/DRIVER GATED ENABLE INVERTING, 3-STATE
FAST SCHOTTKY TTL
1 OE1
2 I
3 O
4 I
5 O
6 I
7 O
8 GND
16
MC54/74F366 VCC OE2 16 15 I 14 O 13 I 12 O 11 I 10 O 9

1
16 1
1 OE1
2 I
3 O
4 I
5 O
6 I
7 O
8 GND
16 1
FUNCTION TABLE
Inputs OE1 L L X H OE2 L L H X I L H X X O L H Z Z Outputs O H L Z Z

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54,74 54 74 IOH IOL Output Current High 54 74 Output Current Low 54 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 12 15 48 64 mA mA Unit V C
MC54/74F365 MC54/74F366
DC CHARACTERISTICS OVER OPERATING TRMPERATURE RANGE (unless otherwise specified)
Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54,74 74 VOH Output HIGH Voltage 54 74 VOL Output LOW Voltage 54 74 IOZH IOZL IIH Output OFF CurrentHIGH Output OFF CurrentLOW Input HIGH Current 2.4 2.7 2.0 2.0 0.35 0.4 0.55 0.55 50 50 20 100 IIL IOS Input LOW Current Output Short Circuit Current (Note 2) ICCH F365 ICCL ICCZ ICC F366 ICCH ICCL ICCZ 100 20 225 35 62 48 25 62 48 mA VCC = MAX 3.4 3.4 Min 2.0 0.8 1.2 Typ Max V V V V V V V V V A A A A A mA Unit Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 12 mA IOH = 15 mA IOL = 48 mA IOL = 64 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = GND VCC = MAX VCC = MAX VCC = MAX VCC = 0 V VCC = MAX VCC = MAX VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = 4.5 V VCC = MAX
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay In to On Propagation Delay In to On Output Enable Time to HIGH and LOW Level Output Disable Time from HIGH and LOW Level F366 F365 Min 2.0 3.0 2.0 1.0 3.0 4.0 2.5 1.5 Typ 4.5 5.5 5.0 3.0 6.5 6.0 4.5 4.0 Max 6.5 7.0 6.5 5.0 9.5 9.0 6.5 6.0 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.0 3.0 2.0 1.0 3.0 4.0 2.5 1.5 Max 8.0 8.5 8.5 6.5 11 10.5 8.0 7.5 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 2.0 3.0 2.0 1.0 3.0 4.0 2.5 1.5 Max 7.0 7.5 7.5 5.5 10 9.5 7.0 6.5 ns ns ns Unit ns
HEX BUFFER/DRIVER 4-BIT PLUS 2-BIT, NONINVERTING AND INVERTING, 3-STATE

CONNECTION DIAGRAMS
MC54/74F367 VCC OE2 16 15 I 14 O 13 I 12 O 11 I 10 O 9
MC54/74F367 MC54/74F368
F367 HEX BUFFER/DRIVER 4-BIT PLUS 2-BIT, NONINVERTING 3-STATE F368 HEX BUFFER/DRIVER 4-BIT PLUS 2-BIT, INVERTING 3-STATE
FAST SCHOTTKY TTL
1 OE1
2 I
3 O
4 I
5 O
6 I
7 O
8 GND
16
MC54/74F368 VCC OE2 16 15 I 14 O 13 I 12 O 11 I 10 O 9

1
16 1
1 OE1
2 I
3 O
4 I
5 O
6 I
7 O
8 GND
16 1
FUNCTION TABLE
Inputs OE L L H I L H X O L H Z Outputs O H L Z

MC54/74F367 MC54/74F368
Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 74 VOH Output HIGH Voltage 54 74 VOL Output LOW Voltage 54 74 IOZH IOZL IIH Output Off Current HIGH Output Off Current LOW Input HIGH Current 2.4 2.7 2.0 2.0 0.35 0.4 0.55 0.55 50 50 20 100 IIL IOS Input LOW Current Output Short Circuit Current (Note 2) ICCH F367 ICCL ICCZ ICC F368 ICCH ICCL ICCZ 100 20 225 35 62 48 25 62 48 mA VCC = MAX A mA 3.4 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V V V V A A A Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 12 mA IOH = 15 mA IOL = 48 mA IOL = 64 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = GND VCC = MAX VCC = MAX VCC = MAX VCC = 0 V VCC = MAX VCC = MAX VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = 4.5 V VCC = MAX
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay In to On Propagation Delay In to On Output Enable Time to HIGH and LOW Level Output Disable Time from HIGH and LOW Level F368 F367 Min 2.0 3.0 2.0 1.0 2.5 3.0 2.5 1.5 Typ 4.5 5.5 5.0 3.0 5.5 6.5 4.5 4.0 Max 6.5 7.0 6.5 5.0 7.5 8.5 6.5 6.0 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.0 3.0 2.0 1.0 2.5 3.0 2.5 1.5 Max 8.0 8.5 8.5 6.5 9.5 10 8.0 7.5 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 2.0 3.0 2.0 1.0 2.5 3.0 2.5 1.5 Max 7.0 7.5 7.5 5.5 8.5 9.0 7.0 6.5 ns ns ns Unit ns
MC54/74F373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS

The MC54/74F373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.
OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
Eight Latches in a Single Package 3-State Outputs for Bus Interfacing ESD > 4000 Volts
CONNECTION DIAGRAM (TOP VIEW)
VCC 20 O7 19 D7 18 D6 17 O6 16 O5 15 D5 14 D4 13 O4 12 LE 11
20 1

20 1
1 OE
2 O0
3 D0
4 D1
5 O1
6 O2
7 D2
8 D3
9 O3
10 GND
20
LOGIC SYMBOL
3 4 7 8 13 14 17 18
11 1
D0 D1 D2 D3 D4 D5 D6 D7 LE OE O0 O1 O2 O3 O4 O5 O6 O7 2 5 6 9 12 15 16 19

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 IOH IOL Output Current HIGH Output Current LOW 54, 74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 3.0 24 mA mA Unit V C
MC54/74F373
FUNCTIONAL DESCRIPTION The F373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition the latches are transparent; i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs one setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (OE) input. When (OE) is LOW, the buffers are in the bi-state mode. When OE is HIGH the buffers are in the high impedance mode, but this does not interfere with entering new data into the latches.
LOGIC DIAGRAM
D0 D GO LE D1 D GO D2 D GO D3 D GO D4 D GO D5 D GO D6 D GO D7 D GO
OE O0 O1 O2 O3 O4 O5 O6 O7

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IOZH IOZL IIH Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 2.4 2.7 3.3 3.3 0.35 0.5 50 50 20 100 IIL IOS ICCZ Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current (All Outputs OFF) 60 35 0.6 150 55 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A A A mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V OE = 4.5 V Dn, LE = GND VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX
MC54/74F373
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Parameter Propagation Delay Dn to On Propagation Delay LE to On Output Enable Time Min 3.0 2.0 5.0 3.0 2.0 2.0 1.5 1.5 Typ 5.3 3.7 9.0 5.2 5.0 5.6 4.5 3.8 Max 7.0 5.0 11.5 7.0 11 7.5 6.5 6.0 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.0 5.0 3.0 2.0 2.0 1.5 1.5 Max 8.5 7.0 15 8.5 13.5 10 10 7.0 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.0 5.0 3.0 2.0 2.0 1.5 1.5 Max 8.0 6.0 13 8.0 12 8.5 7.5 6.0 ns ns ns Unit ns
54/74F TA = +25C VCC = +5.0 V Symbol ts(H) ts(L) th(H) th(L) tw(H) Parameter Setup Time, HIGH or LOW Dn to LE Hold Time, HIGH or LOW Dn to LE LE Pulse Width, HIGH Min 2.0 2.0 3.0 3.0 6.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 2.0 2.0 3.0 3.0 6.0 Max 74F TA = 0C to +70C VCC = 5.0 V 10% Min 2.0 2.0 3.0 3.0 6.0 ns ns Max Unit
MC54/74F374 OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

The MC54/74F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops.
OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
Edge-triggered D-Type Inputs Buffered Positive Edge-triggered Clock 3-State Outputs for Bus-Oriented Applications ESD > 4000 Volts

VCC 20 O7 19 D7 18 D6 17 O6 16 O5 15 D5 14 D4 13 O4 12 CP 11
20 1

20 1
1 OE
2 O0
3 D0
4 D1
5 O1
6 O2
7 D2
8 D3
9 O3
10 GND
20
FUNCTION TABLE
Inputs Dn H L X
Outputs CP OE L L X H On H L Z
LOGIC SYMBOL
8 13 14 17 18
11 1
D0 D1 D2 D3 D4 D5 D6 D7 CP OE O0 O1 O2 O3 O4 O5 O6 O7 2 5 6 9 12 15 16 19
MC54/74F374
FUNCTIONAL DESCRIPTION The F374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.
LOGIC DIAGRAM
D0 CP CP D Q Q
D1
D2
D3
D4
D5
D6
D7
CP D Q Q
CP D Q Q
CP D Q Q
CP D Q Q
CP D Q Q
CP D Q Q
CP D Q Q
OE O0 O1 O2 O3 O4 O5 O6 O7

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IOZH IOZL IIH Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 2.4 2.7 3.3 3.3 0.35 0.5 50 50 20 100 IIL IOS ICCZ Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current (All Outputs OFF) 60 55 0.6 150 86 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A A A mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V Dn, = GND OE = 4.5 V
VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX
MC54/74F374
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Parameter Maximum Clock Frequency Propagation Delay CP to On Output Enable Time Min 100 4.0 4.0 2.0 2.0 2.0 2.0 6.5 6.5 9.0 5.8 5.3 4.3 8.5 8.5 11.5 7.5 7.0 5.5 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 60 4.0 4.0 2.0 2.0 2.0 2.0 10.5 11 14 10 8.0 7.5 Max 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 70 4.0 4.0 2.0 2.0 2.0 2.0 10 10 12.5 8.5 8.0 6.5 ns ns Max Unit MHz ns
54/74F TA = +25C VCC = +5.0 V Symbol ts (H) ts (L) th (H) th (L) tw (H) tw (L) Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP CP Pulse Width, HIGH or LOW Min 2.0 2.0 2.0 2.0 7.0 6.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 2.5 2.0 2.0 2.5 7.0 6.0 Max 74F TA = 0C to +70C VCC = 5.0 V 10% Min 2.0 2.0 2.0 2.0 7.0 6.0 ns ns Max Unit
MC74F377 OCTAL D FLIP-FLOP WITH ENABLE

The MC74F377 is a high-speed 8-Bit Register. The register consists of eight D-Type Flip-Flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) is LOW. This device is supplied in a 20-pin package.
High Impedance NPN Base Inputs for Reduced Loading (20 A in

HIGH and LOW States) Ideal for Addressable Register Applications Enable for Address and Data Synchronization Applications Eight Edge-Triggered D Flip-Flops Buffered Common Clock See: MC74F373 for Transparent Latch Version MC74F374 for 3-State Version
OCTAL D FLIP-FLOP WITH ENABLE

FAST SCHOTTKY TTL
20 1

VCC 20 Q7 19 D7 18 D6 17 Q6 16 Q5 15 D5 14 D4 13 Q4 12 CP 11
20 1
20
1 E
2 Q0
3 D0
4 D1
5 Q1
6 Q2
7 D2
8 D3
9 Q3
10 GND
FUNCTION TABLE
Inputs Operating Mode Load 1 Load 0 Hold (do nothing) CP X E l l h H Dn h l X X Outputs Qn H L No Change No Change
H = HIGH voltage level steady state; h = HIGH voltage level one setup time prior to the LOW-to-HIGH Clock transition; L = LOW voltage level steady state; l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition; X = Dont Care; = LOW-to-HIGH clock transition
MC74F377
FUNCTIONAL DESCRIPTION The MC74F377 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Enable (E) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flops Q output. The E input must be stable one setup time prior to the LOWto-HIGH clock transition for predictable operation.

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current HIGH Output Current LOW Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 1.0 20 Unit V C mA mA

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 2.5 2.7 VOL IIH IIL IOS ICC Output LOW Voltage Input HIGH Current Input LOW Current Output Short Circuit Current (Note 2) Total Supply Current 60 ICCH ICCL 55 70 2.5 2.7 0.35 0.5 20 20 150 72 90 V A A mA mA mA IOL = 20 mA VIN = 2.7 V VIN = 0.5 V VOUT = 0 V Dn = 4.5 V, CP = , E = GND Dn = E = GND, CP = Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX VCC = MAX
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay CP to Qn Min 110 4.0 4.0 Typ 120 6.5 7.0 8.5 9.0 Max 74F TA = 0 to +70C VCC = 5.0 V 10% CL = 50 pF Min 100 4.0 4.0 10 10.5 Max Unit MHz ns
MC74F377
LOGIC DIAGRAM
D0 (3) E (1)
D1 (4)
D2 (7)
D3 (8)
D4 (13)
D5 (14)
D6 (17)
D7 (18)
D CP v
D CP v
D CP v
D CP v
D CP v
D CP v
D CP v
D CP v
(11) CP (2) Q0 VCC = PIN 20 GND = PIN 10 (5) Q1 (6) Q2 (9) Q3 (12) Q4 (15) Q5 (16) Q6 (19) Q7
74F TA = +25C VCC = 5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP Setup Time, HIGH or LOW E to CP Hold Time, HIGH or LOW E to CP Clock Pulse Width HIGH or LOW Min 3.0 3.0 1.0 1.0 2.5 4.0 0 0 4.0 4.0 Typ Max Min 3.0 3.0 1.0 1.0 2.5 4.0 0 0 5.0 5.0 ns ns ns ns 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Typ Max Unit ns
MC54/74F378 PARALLEL D REGISTER WITH ENABLE

The MC54/74F378 is a 6-bit register with a buffered common enable. This device is similar to the F174 but with common Enable rather than common Master Reset. The F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When the E input is LOW, new data is entered into the register on the LOWto-HIGH transition of the CP input. When the E input is HIGH the register will retain the present data independent of the CP input. This circuit is designed to prevent false clocking by transitions on the E input..
PARALLEL D REGISTER WITH ENABLE

FAST SCHOTTKY TTL
6-Bit High-Speed Parallel Register Positive Edge-Triggered D-Type Inputs Fully Buffered Common Clock and Enable Inputs Input Clamp Diodes Limit High-Speed Termination Effects CONNECTION DIAGRAM (TOP VIEW)
VCC 16 Q5 15 D5 14 D4 13 Q4 12 D3 11 Q3 10 CP 9

16 1
16 1
16 1
1 E
2 Q0
3 D0
4 D1
5 Q1
6 D2
7 Q2
8 GND
FUNCTION TABLE
Inputs E H L L
Output Dn X H L Qn No Change H L
CP
LOGIC SYMBOL
14 13 11 6 4 3 1
D5 D4 D3 D2 D1 D0 E
Q5 Q4 Q3 Q2 Q1 Q0 CP 9
15 12 10 7 5 2
MC54/74F378
LOGIC DIAGRAM
D0 CP D1 D2 D3 D4 D5
CP E
D Q
CP E
D Q
CP E
D Q
CP E
D Q
CP E
D Q
CP E
D Q
E Q0 Q1 Q2 Q3 Q4 Q5


VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, VCP = 0 V
MC54/74F378
AC CHARACTERISTICS
54/74F TA = +25C VCC = 5.0 V CL = 50 pF Symbol fmax tPLH tPHL Parameter Maximum Input Frequency Propagation Delay CP to Qn Min 80 3.0 3.5 Typ 140 5.5 6.0 7.5 8.5 Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 80 3.0 3.5 9.5 10.5 Max 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 80 3.0 3.5 8.5 9.5 Max Unit MHz ns
54/74F TA = +25C VCC = 5.0 V Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP Setup Time, HIGH or LOW E to CP Hold Time, HIGH or LOW E to CP CP Pulse Width, HIGH or LOW Min 4.0 4.0 0 0 6.0 6.0 2.0 2.0 4.0 6.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 4.0 4.0 0 0 6.0 6.0 2.0 2.0 4.0 6.0 max 74F TA = 0C to +70C VCC = 5.0 V 10% Min 4.0 4.0 0 0 6.0 6.0 ns 2.0 2.0 4.0 6.0 ns ns Max Unit
MC54/74F379 QUAD PARALLEL REGISTER

The MC54/74F379 is a 4-bit register with a buffered common enable. This device is similar to the F175 but features the common Enable rather than common Master Reset. The F379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When E is HIGH, the register will retain the present data independent of the CP input. The Dn and E inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed. This circuit is designed to prevent false clocking by transitions on the E input.
QUAD PARALLEL REGISTER WITH ENABLE

FAST SCHOTTKY TTL
Edge-Triggered D-Type Inputs Buffered Positive Edge-Triggered Clock Buffered Common Enable Input True and Complement Outputs CONNECTION DIAGRAM (TOP VIEW)
VCC 16 Q3 15 Q3 14 D3 13 D2 12 Q2 11 Q2 10 CP 9

16 1
16 1
1 E
2 Q0
3 Q0
4 D0
5 D1
6 Q1
7 Q1
8 GND
16 1
FUNCTION TABLE
Inputs E H L L
H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care NC = No Change
Outputs Dn X H L Qn NC H L Qn NC L H 13 12 5 4 1 MC54FXXXJ MC74FXXXN MC74FXXXD Ceramic Plastic SOIC
CP
LOGIC SYMBOL
Q3 Q2 Q1 Q0 15 14 10 11 7 6 2 3
D3 D2 D1 D0 E
MC54/74F379
LOGIC DIAGRAM
D0 CP CP E Q E Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3 Q D E Q Q CP D E Q Q CP D E Q Q CP D D1 D2 D3


VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, D = E = GND, CP =
MC54/74F379
AC CHARACTERISTICS
54/74F TA = +25C VCC = 5.0 V CL = 50 pF Symbol fmax tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay CP to Qn, Qn Min 100 3.5 5.0 Typ 140 5.0 6.5 6.5 8.5 Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 90 3.5 5.0 8.5 10.5 Max 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Min 100 3.5 5.0 7.5 9.5 Max Unit MHz ns
54/74F TA = +25C VCC = 5.0 V Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP Setup Time, HIGH or LOW E to CP Hold Time, HIGH or LOW E to CP CP Pulse Width, HIGH or LOW Min 3.0 3.0 1.0 1.0 6.0 6.0 2.0 2.0 4.0 5.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 3.0 3.0 1.0 1.0 6.0 6.0 2.0 2.0 4.0 5.0 max 74F TA = 0C to +70C VCC = 5.0 V 10% Min 3.0 3.0 1.0 1.0 6.0 6.0 ns 2.0 2.0 4.0 5.0 ns ns Max Unit

The MC54/74F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. Carry Propagate and Generate outputs are provided for use with the F182 Carry Lookahead Generator for high-speed expansion to longer word lengths. For ripple expansion, refer to the F382 ALU data sheet.

FAST SCHOTTKY TTL
Low Input Loading Minimizes Drive Requirements Performs Six Arithmetic and Logic Functions Selectable Low (Clear) and High (Preset) Functions Carry Generate and Propagate Outputs for use with Carry Lookahead Generator
CONNECTION DIAGRAM
VCC A2 20 19 B2 18 A3 17 B3 16 Cn 15 P 14 G 13 F3 12 F2 11
20 1
20 1
1 A1
2 B1
3 A0
4 B0
5 S0
6 S1
7 S2
8 F0
9 F1
10 GND
20
LOGIC SYMBOL
3 4 1 2 19 18 17 16 A0 B0 A1 B1 A2 B2 A3 B3 15 7 6 5 Cn S2 S1 S0 G P F0 8 F1 9 F2 11 F3 12 13 14 VCC = PIN 20 GND = PIN 10

1

MC54/74F381
LOGIC DIAGRAM
Cn B0
F0 A0 B1
F1 A1 B2
F2 A2 B3
F3 A3 P F381 ONLY S0 G OVR S1 Cn+4 F382 ONLY
S2
MC54/74F381
Limits Symbol VIH VIL VIK VOH VOL IIH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Input HIGH Current 100 Input LOW Current S0S2 Inputs Other Inputs IOS ICC Output Short Circuit Current (Note 2) Power Supply Current 60 59 0.6 2.4 150 89 2.7 3.4 0.35 0.5 20 V V A A mA mA mA mA 2.5 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VIN = 0.5 V VOUT = 0 V S0S2 = GND; Other Inputs HIGH VCC = MAX VCC = MAX VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX
IIL
VCC = MAX
FUNCTIONAL DESCRIPTION Signals applied to the Select inputs S0S2 determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active-HIGH or active-LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active-HIGH operands, LOW for active-LOW operands) into the Cn input of the least significant package. The Carry Generate (G) and Carry Propagate (P) outputs supply input signals to the F182 carry lookahead generator for expansion to longer word length, as shown in Figure 1. Note that an F382 ALU is used for the most significant package. Typical delays for Figure 1 are given in Figure 2.
FUNCTION SELECT TABLE

Select S0 L H L H L H L H S1 L L H H L L H H S2 L L L L H H H H Operation Clear B Minus A A Minus B A Plus B AB A+B AB Preset
H = HIGH Voltage Level
L = LOW Voltage Level
MC54/74F381
A0A3 4 CIN 3 SELECT 3 F0F3 G0 P0 Cn Cn+z F4F7 G1 P1 Cn+y F8F11 G2 P2 Cn+z F12F15 A B Cn F381 S F G P 3 B0B3 4 A4A7 4 A B Cn F381 S F G P 3 B4B7 4 A8A11 B8B11 4 A B Cn F381 S F G P 3 4 A12A15 B12B15 4 4 COUT OVERFLOW
A B Cn Cn+4 F382 S OVR F
F182 CLA
Figure 1. 16-Bit Lookahead Carry ALU Expansion
Path Segment Ai or Bi to P Pi to Cn + j (F182) Cn to F Cn to Cn + 4 , OVR Total Delay
Toward F 7.2 ns 6.2 ns 8.1 ns 21.5 ns
Output p Cn + 4, OVR 7.2 ns 6.2 ns 8.0 ns 21.4 ns
Figure 2. 16-Bit Delay Tabulation
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Cn to Fi Propagation Delay Any A or B to Any F Propagation Si to Fi Propagation Delay Ai or Bi to G Propagation Delay Ai or Bi to P Propagation Delay Si to G or P Min 2.5 2.5 4.0 3.5 4.5 4.0 3.0 4.0 2.5 3.5 4.0 4.5 Typ 8.1 5.7 10.4 8.2 8.3 8.2 6.4 6.8 7.2 6.5 7.8 10.2 Max 12 8.0 15 11 20 13 9.0 10 10.5 9.5 12 13.5 54F TA = 55 to +125C VCC = 5.0 V 10% CL = 50 pF Min 2.5 2.5 4.0 3.5 4.5 4.0 3.0 4.0 2.5 3.5 4.0 4.5 Max 15 11 18 14 23.5 16 12 13 13.5 12.5 15 16.5 74F TA = 0 to +70C VCC = 5.0 V 10% CL = 50 pF Min 2.5 2.5 4.0 3.5 4.5 4.0 3.0 4.0 2.5 3.5 4.0 4.5 Max 13 9.0 16 12 21.5 14 10 11 11.5 10.5 13 14.5 Unit ns ns ns ns ns ns
MC54/74F381
TRUTH TABLE
INPUTS FUNCTION CLEAR S0 0 S1 0 S2 0 Cn X 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 X X X X X X X X X X X X X X X X An X 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 Bn X 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 F0 0 1 0 0 1 0 1 1 0 1 0 0 1 0 1 1 0 0 1 1 0 1 0 0 1 0 1 1 0 0 1 1 1 0 0 0 1 1 1 1 1 F1 0 1 1 0 1 0 1 0 0 1 0 1 1 0 0 1 0 0 1 1 1 0 0 0 1 0 1 1 0 0 1 1 1 0 0 0 1 1 1 1 1 OUTPUTS F2 0 1 1 0 1 0 1 0 0 1 0 1 1 0 0 1 0 0 1 1 1 0 0 0 1 0 1 1 0 0 1 1 1 0 0 0 1 1 1 1 1 F3 0 1 1 0 1 0 1 0 0 1 0 1 1 0 0 1 0 0 1 1 1 0 0 0 1 0 1 1 0 0 1 1 1 0 0 0 1 1 1 1 1 G 0 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 0 1 1 0 0 1 1 1 0 1 0 1 1 1 1 1 P 0 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 1 1 0 0 1 0 0 1 1 1 0
B MINUS A
A MINUS B
A PLUS B
AB
A+B
AB
PRESET
1 = HIGH Voltage Level 0 = LOW Voltage Level X = Immaterial

The MC54/74F382 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. An Overflow output is provided for convenience in twos complement arithmetic. A Carry output is provided for ripple expansion. For high-speed expansion using a Carry Lookahead Generator, refer to the F381 data sheet.

FAST SCHOTTKY TTL
Performs Six Arithmetic and Logic Functions Selectable Low (Clear) and High (Preset) Functions LOW Input Loading Minimizes Drive Requirements Carry Output for Ripple Expansion Overflow Output for Twos Complement Arithmetic
CONNECTION DIAGRAM
VCC A2 20 19 B2 18 A3 17 B3 16 Cn Cn+4 OVR F3 15 14 13 12 F2 11
20 1
20 1
1 A1
2 B1
3 A0
4 B0
5 S0
6 S1
7 S2
8 F0
9 F1
10 GND
20
LOGIC SYMBOL
3 4 1 2 19 18 17 16

1
A0 B0 A1 B1 A2 B2 A3 B3 15 7 6 5 Cn S2 S1 S0 Cn+4 OVR F0 8 F1 9 F2 11 F3 12 14 13

MC54/74F382
LOGIC DIAGRAM
Cn B0
F0 A0 B1
F1 A1 B2
F2 A2 B3
F3 A3 P F381 ONLY S0 G OVR S1 Cn+4 F382 ONLY
S2
MC54/74F382
Limits Symbol VIH VIL VIK VOH VOL IIH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Input HIGH Current 100 Input LOW Current S0S2 Inputs IIL Other Inputs Cn Input IOS ICC Output Short Circuit Current (Note 2) Power Supply Current 60 54 0.6 2.4 3.0 150 81 2.7 3.4 0.35 0.5 20 V V A A mA mA mA mA mA VOUT = 0 V S0, Cn = HIGH; Other Inputs GND VCC = MAX VCC = MAX VIN = 0.5 V 05 VCC = MAX 2.5 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX
FUNCTIONAL DESCRIPTION Signals applied to the Select inputs S0S2 determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active HIGH or active LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active HIGH operands, LOW for active LOW operands) into the Cn input of the least significant package. Ripple expansion is illustrated in Figure 1. The overflow output OVR is the Exclusive-OR of Cn + 3 and Cn+4; a HIGH signal on OVR indicates overflow in twos complement operation. Typical delays for Figure 1 are given in Figure 2.
FUNCTION SELECT TABLE

Select S0 L H L H L H L H S1 L L H H L L H H S2 L L L L H H H H Operation Clear B Minus A A Minus B A Plus B AB A+B AB Preset
L = LOW Voltage Level
H = HIGH Voltage Level
MC54/74F382
A0A3 4 Cin 3 B0B3 4 A4A7 4 B4B7 4 A8A11 B8B11 4 4 A12A15 B12B15 4 4 Cout OVERFLOW
A B Cn Cn+4 F382 S 3 3
A B Cn Cn+4 F382 S 3
A B Cn Cn+4 F382 S 3
A B Cn Cn+4 F382 S OVR
SELECT
F0F3
F4F7
F8F11
F12F15
Figure 1. 16-Bit Ripple Carry ALU Expansion
Path Segment Ai or Bi to Cn + 4 Cn to Cn + 4 Cn to Cn + 4 Cn to F Cn to Cn + 4, OVR Total Delay
Toward F 6.5 ns 6.3 ns 6.3 ns 8.1 27.2 ns
Output p Cn + 4, OVR 6.5 ns 6.3 ns 6.3 ns 8.0 ns 27.1 ns
Figure 2. 16-Bit Delay Tabulation
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Cn to Fi Propagation Delay Any A or B to Any F Propagation Delay Si to Fi Propagation Delay Ai or Bi to Cn + 4 Propagation Delay Si to OVR or Cn + 4 Propagation Delay Cn to Cn + 4 Propagation Delay Cn to OVR Propagation Delay Ai or Bi to OVR Min 3.0 2.5 4.0 3.5 6.0 4.0 3.5 3.0 7.0 4.5 2.5 2.5 3.5 3.5 6.5 5.5 Typ 8.1 5.7 10.4 8.2 11 8.2 6.0 6.5 12.5 9.0 5.6 6.3 8.0 7.1 11.5 8.0 Max 12 8.0 15 11 15 20.5 8.5 9.0 16.5 12 8.0 9.0 11 10 15.5 10.5 54F TA = 55 to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 4.0 3.5 6.0 4.0 3.5 3.0 7.0 4.5 2.5 2.5 3.5 3.5 6.5 5.5 Max 15 11 18 14 21 23.5 11.5 12.5 19.5 15 11 12 14 13 18.5 13.5 74F TA = 0 to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 4.0 3.5 6.0 4.0 3.5 3.0 7.0 4.5 2.5 2.5 3.5 3.5 6.5 5.5 Max 13 9.0 16 12 16 21.5 9.5 10.5 17.5 13 9.0 10 12 11 16.5 11.5 Unit ns ns ns ns ns ns ns ns
MC54/74F382
TRUTH TABLE
INPUTS Function CLEAR S0 0 S1 0 S2 0 Cn 0 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 X X 0 X 1 X X X 0 1 X X X 0 1 X X X 0 1 An X X 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 Bn X X 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 F0 0 0 1 0 0 1 0 1 1 0 1 0 0 1 0 1 1 0 0 1 1 0 1 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 F1 0 0 1 1 0 1 0 1 0 0 1 0 1 1 0 0 1 0 0 1 1 1 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 F2 0 0 1 1 0 1 0 1 0 0 1 0 1 1 0 0 1 0 0 1 1 1 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 OUTPUTS F3 0 0 1 1 0 1 0 1 0 0 1 0 1 1 0 0 1 0 0 1 1 1 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 OVR 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 1 0 1 0 1 0 0 0 0 1 Cn + 4 1 1 0 1 0 0 1 1 0 1 0 0 1 0 1 0 1 1 0 0 0 1 0 1 1 1 0 0 0 1 1 0 0 0 0 1 1 0 1 0 1 0 0 0 0 1
B MINUS A
A MINUS B
A PLUS B
AB
A+B
AB
PRESET
1 = HIGH Voltage Level 0 = LOW Voltage Level X = Immaterial
MC54/74F398 QUAD 2-PORT REGISTER

The MC54/74F398 is the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flipflops on the rising edge of the clock.
Select Inputs from Two Data Sources Fully Positive Edge-Triggered Operation Both True and Complement Outputs
VCC 20 Qd 19 Qd 18 I0d 17 I1d 16 I1c 15 I0c 14 Qc 13 Qc 12 CP 11
20
QUAD 2-PORT REGISTER

FAST SCHOTTKY TTL

1
1 S
2 Qa
3 Qa
4 I0a
5 I1a
6 I1b
7 I0b
8 Qb
9 Qb
10 GND
20 1
LOGIC DIAGRAM
20
I0a S I1a D CP Qa Qa

1
I0b D I1b CP Qb Qb
LOGIC SYMBOL
I0c D I1c CP Qc Qc 1 I0d D I1d CP Qd Qd 11 S CP I0a I1a I0b I1b I0c I1c I0d I1d 4 5 7 6 14 15 17 16
Qa Qa Qb Qb Qc Qc Qd Qd 2 3 9 8 12 13 19 18
CP
NOTES: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
MC54/74F398
FUNCTIONAL DESCRIPTION The MC54/74F398 is a high-speed quad 2-port register. It will select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit DFUNCTION TABLE
Inputs S I I h h I0 I h X X I1 X X I h Outputs Q L H L H Q H L H L
type output register is fully edge-triggered. The Data inputs (I0x, I1x) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The MC54/74F398 has both Q and Q outputs.
H = HIGH Voltage Level L = LOW Voltage Level h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition I = LOW Voltage Level; one setup time prior to the LOW-to-HIGH clock transition X = Dont Care


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 25 0.6 150 38 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V VCC = MAX VCC = MAX VCC = MAX VIN = GND CP = VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX
MC54/74F398
AC CHARACTERISTICS
54/74F TA = + 25C VCC = +5.0 V CL = 50 pF Symbol fmax tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay CP to Q or Q Min 100 3.0 3.0 Typ 140 5.7 6.8 7.5 9.5 Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 80 3.0 3.0 9.5 11.5 Max 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 100 3.0 3.0 8.5 10.0 Max Unit MHz ns
54/74F TA = +25C VCC = +5.0V Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW In to CP Hold Time, HIGH or LOW In to CP Setup Time, HIGH or LOW S to CP Hold Time, HIGH or LOW S to CP CP Pulse Width HIGH or LOW Min 3.0 3.0 1.0 1.0 7.5 7.5 0 0 4.0 5.0 Typ Max 54F TA = 55C to +125C VCC = 5.0 V 10% Min 4.5 4.5 1.5 1.5 10.5 10.5 0 0 4.0 7.0 Max 74F TA = 0C to 70C VCC = 5.0 V 10% Min 3.0 3.0 1.0 1.0 8.5 8.5 0 0 4.0 5.0 ns ns ns ns Max Unit ns
MC54/74F399 QUAD 2-PORT REGISTER

The MC54/74F399 is the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flipflops on the rising edge of the clock. The MC54/74F399 is the 16-pin version of the MC54/74F398, with only the Q outputs of the flip-flops available.

FAST SCHOTTKY TTL
Select Inputs from Two Data Sources Fully Positive Edge-Triggered Operation
VCC 16 Qd 15 I0d 14 I1d 13 I1c 12 I0c 11 Qc 10 CP 9

16 1
1 S
2 Qa
3 I0a
4 I1a
5 I1b
6 I0b
7 Qb
8 GND
16 1
LOGIC DIAGRAM
I0a S I1a D CP Qa
16 1
I0b D I1b CP Qb
LOGIC SYMBOL
I0c D I1c CP 1 D I1d CP 2 CP
Qc 3 4 6 5 11 12 14 13
I0d Qd
S CP
I0a I1a I0b I1b I0c I1c I0d I1d
Qa
Qb 7
Qc 10
Qd 15
MC54/74F399
FUNCTIONAL DESCRIPTION The MC54/74F398 is a high-speed quad 2-port register. It will select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit DFUNCTION TABLE
Inputs S I I h h I0 I h X X I1 X X I h Output Q L H L H
type output register is fully edge-triggered. The Data inputs (I0x, I1x) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation.
H = HIGH Voltage Level L = LOW Voltage Level h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition X = Dont Care


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL IIH Output LOW Voltage Input HIGH Current 2.5 2.7 3.4 3.4 0.35 0.5 20 100 IIL IOS ICC Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 22 0.6 150 34 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V VCC = MAX VCC = MAX VCC = MAX VIN = GND CP = VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX
MC54/74F399
AC CHARACTERISTICS
54/74F TA = + 25C VCC = +5.0V CL = 50 pF Symbol fmax tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay CP to Q Min 100 3.0 3.0 Typ 140 5.7 6.8 7.5 9.5 Max 54F TA = 55C to +125C VCC = 5.0 V 10% CL = 50 pF Min 80 3.0 3.0 9.5 11.5 Max 74F TA = 0C to 70C VCC = 5.0 V 10% CL = 50 pF Min 100 3.0 3.0 8.5 10.0 Max Unit MHz ns
54/74F TA = +25C VCC = +5.0V Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW In to CP Hold Time, HIGH or LOW In to CP Setup Time, HIGH or LOW S to CP Hold Time, HIGH or LOW S to CP CP Pulse Width HIGH or LOW Min 3.0 3.0 1.0 1.0 7.5 7.5 0 0 4.0 5.0 Typ Max 54F TA = 55C to + 125C VCC = 5.0 V 10% Min 4.5 4.5 1.5 1.5 9.5 9.5 0 0 4.0 7.0 Max 74F TA = 0C to 70C VCC = 5.0 V 10% Min 3.0 3.0 1.0 1.0 8.5 8.5 0 0 4.0 5.0 ns ns ns ns Max Unit ns
MC54/74F521 8-BIT IDENTITY COMPARATOR

The MC54/74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input IA = B also serves as an active-LOW enable input.
Compares Two 8-Bit Words in 6.5 ns Typical Expandable to Any Word Length 20-Pin Package
VCC 20 OA = B 19 B7 18 A7 17 B6 16 A6 15 B5 14 A5 13 B4 12 A4 11
8-BIT IDENTITY COMPARATOR

FAST SCHOTTKY TTL
20 1
1 IA = B
2 A0
3 B0
4 A1
5 B1
6 A2
7 B2
8 A3
9 B3
10 GND
20 1
20 1

Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 IOH IOL Output Current High Output Current Low 54,74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 1.0 20 mA mA Unit V C
MC54/74F521
LOGIC DIAGRAM
A0 B0 A1 B1 A2 B2 A3 B3 A4 B4 A5 B5 A6 B6 A7 B7 IA = B
LOGIC SYMBOL
1 IA = B B7 A7 B6 A6 B5 A5 B4 OA = B A4 B3 A3 B2 A2 B1 A1 B0 A0 VCC = PIN 20 GND = PIN 10
OA = B
19
18 17 16 15 14 13 12 11 9 8 7 6 5 4 3 2

Limits Symbol VIH VIL VIK VOH PARAMETER Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 74 VOL Output LOW Voltage 2.5 2.7 3.4 3.4 0.35 0.5 20 IIH IIL IOS ICC Input HIGH Current Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 21 100 0.6 150 32 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V A A mA mA mA Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 1.0 mA IOH = 1.0 mA IOL = 20 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V IA = B = GND VCC = MAX VCC = MAX VCC = MAX VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX
MC54/74F521
FUNCTION TABLE
Inputs IA = B L L H H
H = HIGH Voltage Level L = LOW Voltage Level *A0 = B0, A1 = B1, A2 = B2, etc.
Output A, B A = B* AB A = B* AB OA = B L H H H
AC CHARACTERISTICS
54/74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay An or Bn to OA = B Propagation Delay IA = B to OA = B Min 2.5 3.0 2.5 3.5 Typ 6.5 6.5 4.5 5.0 Max 10 10 6.5 9.0 54F TA = 55C to +125C VCC = 5.0 V 10% CL= 50 pF Min 2.5 3.0 2.5 3.5 Max 15 12 8.5 10 74F TA = 0C to +70C VCC = 5.0 V 10% CL= 50 pF Min 2.5 3.0 2.5 3.5 Max 11 11 7.5 10 ns Unit ns
Ripple Expansion A0 B0 ENABLE LOW ...... A7 B7 A8 B8 A15 B15 ....... IA = B OA = B OA = B A16 B16 A23 B23 ....... IA = B OA = B
IA = B
Parallel Expansion A0 B0 A7 B7 ...... IA = B OA = B A8 B8 A15 B15 ....... IA = B OA = B A16 B16 A23 B23 ....... IA = B
OA = B
Figure 1. Applications
MC54/74F533 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS

The MC54 / 74F533 consists of eight latches with 3-state outputs for bus organized system applications.The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high-impedance state. The F533 is the same as the F373, except that the outputs are inverted. For description and logic diagram please see the F373 data sheet.
OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
Eight Latches in a Single Package 3-State Outputs for Bus Interfacing ESD Protection > 4000 Volts
1
CONNECTION DIAGRAM
VCC O7 20 19 D7 18 D6 17 O6 16 O5 15 D5 14 D4 13 O4 12 LE 11
20
20 1
1 OE
2 O0
3 D0
4 D1
5 O1
6 O2
7 D2
8 D3
10
20 1
O3 GND
LOGIC SYMBOL
3 4 7 8 13 14 17 18
MC54FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC VCC = PIN 20 GND = PIN 10
D0 D1 D2 D3 D4 D5 D6 D7 11 1 LE OE O0 O1 O2 O3 O4 O5 O6 O7 2 5 6 9 12 15 16 19

MC54/74F533
Limits Symbol VIH VIL VIK VOH VOL IOZH IOZL IIH IIL IOS ICCZ Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 100 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 41 0.6 150 61 2.7 3.3 0.35 0.5 50 50 20 V V A A A mA mA mA 2.4 3.3 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V OE = 4.5 V Dn, LE = Gnd VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX
AC CHARACTERISTICS
54 / 74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay Dn to On Propagation Delay LE to On Output Enable Time Output Disable Time Min 4.0 3.0 5.0 3.0 2.0 2.0 1.5 1.5 Max 9.0 7.0 11 7.0 10 7.5 6.5 5.5 54F TA = 55 to + 125C VCC = 5.0 V 10% CL = 50 pF Min 4.0 3.0 5.0 3.0 2.0 2.0 1.5 1.5 Max 12 9.0 14 9.0 12.5 9.0 8.5 7.5 74F TA = 0 to + 70C VCC = 5.0 V 10% CL = 50 pF Min 4.0 3.0 5.0 3.0 2.0 2.0 1.5 1.5 Max 10 8.0 13 8.0 11 8.5 7.0 6.5 Unit ns ns ns ns
54 / 74F TA = + 25C VCC = + 5.0 V Symbol ts (H) ts (L) th (H) th (L) tw (H) Parameter Setup Time, HIGH or LOW Dn to LE Hold Time, HIGH or LOW Dn to LE LE Pulse Width HIGH Min 2.0 2.0 3.0 3.0 6.0 Max 54F TA = 55 to + 125C VCC = 5.0 V 10% Min 2.0 2.0 3.0 3.0 6.0 Max 74F TA = 0 to + 70C VCC = 5.0 V 10% Min 2.0 2.0 3.0 3.0 6.0 Max Unit ns ns ns
MC54/74F534 OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

The MC54 / 74F534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops. The F534 is the same as the F374 except that the outputs are inverted.

FAST SCHOTTKY TTL
Edge-Triggered D-Type Inputs Buffered Positive Edge-Triggered Clock 3-State Outputs for Bus Oriented Applications
CONNECTION DIAGRAM
VCC O7 20 19 D7 18 D6 17 O6 16 O5 15 D5 14 D4 13 O4 12 CP 11
20 1
20

1
1 OE
2 O0
3 D0
4 D1
5 O1
6 O2
7 D2
8 D3
10
O3 GND
20 1
LOGIC SYMBOL
3 4 7 8 13 14 17 18
D0 D1 D2 D3 D4 D5 D6 D7 11 1 CP OE O0 O1 O2 O3 O4 O5 O6 O7 2 5 6 9 12 15 16 19 VCC = PIN 20 GND = PIN 10 MC54FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC

MC54/74F534
LOGIC DIAGRAM
D0 CP CP D Q CP D Q CP D Q CP D Q CP D Q CP D Q CP D Q CP D Q D1 D2 D3 D4 D5 D6 D7
OE O0 O1 O2 O3 O4 O5 O6 O7
FUNCTIONAL DESCRIPTION The F534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

Limits Symbol VIH VIL VIK VOH VOL IOZH IOZL IIH IIL IOS ICCZ Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 100 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 55 0.6 150 86 2.7 3.3 0.35 0.5 50 50 20 V V A A A mA mA mA 2.4 3.3 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V Dn = Gnd OE = 4.5 V VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX VCC = MAX
MC54/74F534
AC CHARACTERISTICS
54 / 74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay CP to On Output Enable Time Output Disable Time Min 100 4.0 4.0 2.0 2.0 2.0 2.0 6.5 6.5 9.0 5.8 5.3 4.3 8.5 8.5 11.5 7.5 7.0 5.5 Typ Max 54F TA = 55 to + 125C VCC = 5.0 V 10% CL = 50 pF Min 60 4.0 4.0 2.0 2.0 2.0 2.0 10.5 11 14 10 8.0 7.5 Max 74F TA = 0 to + 70C VCC = 5.0 V 10% CL = 50 pF Min 70 4.0 4.0 2.0 2.0 2.0 2.0 10 10 12.5 8.5 ns 8.0 6.5 Max Unit MHz ns
54 / 74F TA = + 25C VCC = + 5.0 V Symbol ts (H) ts (L) th (H) th (L) tw (H) tw (L) Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP CP Pulse Width HIGH or LOW Min 2.0 2.0 2.0 2.0 7.0 6.0 Typ Max 54F TA = 55 to + 125C VCC = 5.0 V 10% Min 2.5 2.0 2.0 2.5 7.0 6.0 Max 74F TA = 0 to + 70C VCC = 5.0 V 10% Min 2.0 2.0 ns 2.0 2.0 7.0 6.0 ns Max Unit
MC54/74F537 1-OF-10 DECODER WITH 3-STATE OUTPUTS

The MC54 / 74F537 is a one-of-ten decoder/demultiplexer with four active HIGH BCD inputs and ten mutually exclusive outputs. A polarity control input determines whether the outputs are active LOW or active HIGH. The MC54 / 74F537 has 3-state outputs, and a HIGH signal on the Output Enable (OE) input forces all outputs to the high impedance state. Two input enables, active HIGH E2 and active LOW E1, are available for demultiplexing data to the selected output in either non-inverted or inverted form. Input codes greater than BCD nine cause all outputs to go to the inactive state (i.e., same polarity as the P input).
1-OF-10 DECODER WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
Demultiplexing Capability 3-State Outputs Multiple Input Enable for Expansion Polarity Control Input ESD Protection > 4000 Volts CONNECTION DIAGRAM DIP (TOP VIEW)
VCC O3 20 19 O4 18 A3 17 A2 16 E1 15 E2 14 O9 13 O8 12 O7 11
20 1
20 1
20

1
1 O2
2 O1
3 O0
4 P
5 OE
6 A0
7 A1
8 O5
10
O6 GND

A3 A2 A1 A0 E1 E2 P 15 14 5 MC54FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC
LOGIC SYMBOL
4 6 7 16 17
P A0 A1 A2 A3 E1 E2 OE O0 O1 O2 O3 O4 O5 O6 O7 O8 O9 3 2 1 19 18 8 9 11 12 13
OE O0 O1 O2 O3 O4 O5 O6 O7 O8 O9
MC54/74F537

Limits Symbol VIH VIL VIK VOH VOL IOZH IOZL IIH IIL IOS ICCZ Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 0.1 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 44 0.6 150 66 2.7 0.5 50 50 20 V V A A A mA mA mA mA 2.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX: A0 A3, E1 = GND OE, E2, P = HIGH
AC CHARACTERISTICS
54 / 74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay An to On Propagation Delay E1 to On Propagation Delay E2 to On Propagation Delay P to On Output Enable Time OE to On Output Disable Time OE to On Min 4.0 2.5 4.0 3.0 6.0 4.0 5.0 3.5 2.5 4.0 1.5 1.5 Typ Max 14 11 11 11 11.5 11.5 16 11.5 7.0 8.0 6.0 6.5 54F TA = 55 to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.5 2.0 4.0 3.0 5.0 4.0 5.0 3.5 2.5 4.0 1.0 1.0 Max 19 15 14 14 15 14.5 21 13 11 10 8 8 74F TA = 0 to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.5 2.0 4.0 3.0 5.0 4.0 4.5 3.5 2.5 4.0 1.0 1.0 Max 16 12 ns 12 12 13 12.5 ns 17 12 8.0 9.0 ns 7.0 7.0 Unit
MC54/74F537
TRUTH TABLE
INPUTS FUNCTION OE HIGH Impedance Disable H L L L L L L Active HIGH Out ut Output (P = L) L L L L L L L L L L L L Active LOW Out ut Output (P = H) L L L L L L L L
OUTPUTS A2 X X X L L L L H H H H L L X H L L L L H H H H L L X H A1 X X X L L H H L L H H L L H X L L H H L L H H L L H X A0 X X X L H L H L H L H L H X X L H L H L H L H L H X X H L L L L L L L L L L L L H H H H H H H H H H H L H L L L L L L L L L L H L H H H H H H H H H H L L H L L L L L L L L L H H L H H H H H H H H H 00 Z 01 Z 02 Z O3 Z 04 Z 05 Z 06 Z 07 Z 08 Z 09 Z
E1 X H X L L L L L L L L L L L L L L L L L L L L L L L L
E2 X X L H H H H H H H H H H H H H H H H H H H H H H H H
A3 X X X L L L L L L L L H H H H L L L L L L L L H H H H
Out uts Outputs Equal P In ut Input L L L H L L L L L L L L H H H L H H H H H H H H L L L L H L L L L L L L H H H H L H H H H H H H L L L L L H L L L L L L H H H H H L H H H H H H L L L L L L H L L L L L H H H H H H L H H H H H L L L L L L L H L L L L H H H H H H H L H H H H L L L L L L L L H L L L H H H H H H H H L H H H L L L L L L L L L H L L H H H H H H H H H L H H
MC54/74F538 1-OF-8 DECODER WITH 3-STATE OUTPUTS

The MC54 / 74F538 decoder/demultiplexer accepts three Address (A0 A2) input signals and decodes them to select one of eight mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active LOW or active HIGH. A HIGH Signal on either of the active LOW Output Enable (OE) inputs forces all outputs to the high impedance state. Two active HIGH and two active LOW input enables are available for easy expansion to 1-of-32 decoding with four packages, or for data demultiplexing to 1-of-8 or 1-of-16 destinations.
1-OF-8 DECODER WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
Output Polarity Control Data Demultiplexing Capability Multiple Enables for Expansion 3-State Outputs ESD Protection > 4000 Volts CONNECTION DIAGRAM DIP (TOP VIEW)
VCC O3 20 19 O4 18 A2 17 E1 16 E2 15 E3 14 E4 13 P 12 O7 11
20 1
20 1
1 O2
2 O1
3 O0
6 A0
7 A1
8 O5
10
20 1
OE1 OE2
O6 GND

A2 A1 A0 E1 E2 E3 E4 16 15 14 13 4 5 OE1 OE2 O0 O1 O2 O3 O4 O5 O6 O7 E1 E2 E3 E4 OE1 OE2 O0 O1 O2 O3 O4 O5 O6 O7 3 2 1 14 18 VCC = PIN 20 GND = PIN 10 8 9 11 MC54FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC
LOGIC SYMBOL
12 P 6 A0 7 17
A1 A2
MC54/74F538

Limits Symbol VIH VIL VIK VOH VOL IOZH IOZL IIH IIL IOS ICCZ Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 0.1 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 37 0.6 150 56 2.7 0.5 50 50 20 V V A A A mA mA mA mA 2.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX: A0 A2, E1, E2 = GND OE1, OE2, E3, E4, P = HIGH
AC CHARACTERISTICS
54 / 74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay An to On Propagation Delay E1 or E2 to On Propagation Delay E3 or E4 to On Propagation Delay P to On Output Enable Time OE1 or OE2 to On Output Disable Time OE1 or OE2 to On Min 4.0 3.0 4.0 3.0 6.5 4.0 4.5 3.5 2.5 4.0 1.0 1.0 Typ 11 7.5 8.5 6.5 11 10 11.5 11 5.5 9.0 4.0 5.0 Max 13 12.5 12 12 12.5 12.5 15 11.5 9.5 13.5 6.0 8.5 54F TA = 55 to +125C VCC = 5.0 V 10% CL = 50 pF Min 4.0 3.0 3.5 3.0 5.5 3.5 4.0 3.5 2.0 4.0 1.0 1.0 Max 17 16.5 15 14.5 15.5 15 18.5 12.5 13 16 8.0 10.5 74F TA = 0 to 70C VCC = 5.0 V 10% CL = 50 pF Min 4.0 3.0 3.5 3.0 5.5 3.5 4.0 3.5 2.0 4.0 1.0 1.0 Max 14 13.5 ns 13 12.5 13.5 13 ns 16.5 12 11 15 ns 7.0 9.5 Unit
MC54/74F538
TRUTH TABLE
INPUTS FUNCTION OE1 High Impedance H X L L L L L L L L L L L L L L L L L L L L OE2 X H L L L L L L L L L L L L L L L L L L L L E1 X X H X X X L L L L L L L L L L L L L L L L E2 X X X H X X L L L L L L L L L L L L L L L L E3 X X X X L X H H H H H H H H H H H H H H H H E4 X X X X X L H H H H H H H H H H H H H H H H A2 X X X X X X L L L L H H H H L L L L H H H H A1 X X X X X X L L H H L L H H L L H H L L H H A0 X X X X X X L H L H L H L H L H L H L H L H H L L L L L L L L H H H H H H H L H L L L L L L H L H H H H H H O0 Z Z O1 Z Z O2 Z Z O3 Z Z O4 Z Z O5 Z Z O6 Z Z O7 Z Z OUTPUTS
Disable
Out uts Outputs Equal P In ut Input
Active HIGH Output (P = L)
L L H L L L L L H H L H H H H H
L L L H L L L L H H H L H H H H
L L L L H L L L H H H H L H H H
L L L L L H L L H H H H H L H H
L L L L L L H L H H H H H H L H
L L L L L L L H H H H H H H H L
Active LOW Output (P = H)
MC54/74F539 DUAL 1-OF-4 DECODER WITH 3-STATE OUTPUTS

The MC54 / 74F539 contains two independent decoders. Each accepts two Address (A0 A1) input signals and decodes them to select one of four mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active HIGH (P = L) or active LOW (P = H). An active LOW input Enable (E) is available for data demultiplexing; data is routed to the selected output in non-inverted form in the active LOW mode or in inverted form in the active HIGH mode. A HIGH Signal on the active LOW Output Enable (OE) input forces the 3-state outputs to the high impedance state.
DUAL 1-OF-4 DECODER WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
Demultiplexing Capability 3-State Outputs Two Completely Independent 1-of-4 Decoders Input Clamp Diodes Limit High Speed Termination Effects ESD Protection > 4000 Volts CONNECTION DIAGRAM DIP (TOP VIEW)
VCC O3b A1b A0b 20 19 18 17 Eb 16 Ea 15 OEa Pa 14 13 O0a O1a 12 11
20 1
20 1
4 Pb
10
20 1
O2b O1b O0b
OEb A0a
A1a O3a O2a GND
LOGIC DIAGRAM (1/2 SHOWN)

A1
A0
LOGIC SYMBOL
13 6 7
P A0 A1 P 15 14 E DECODER a OE O0 O1 O2 O3 12 11 9 8 4 17 18 OE 16 O0 O1 O2 O3 5 E DECODER b OE
P A0 A1
O0 O1 O2 O3 3 2 1 19
MC54/74F539

Limits Symbol VIH VIL VIK VOH VOL IOZH IOZL IIH IIL IOS ICCZ Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 0.1 Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 60 40 0.6 150 60 2.7 0.5 50 50 20 V V A A A mA mA mA mA 2.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX, A0 , A1, E = GND OE, P = HIGH
AC CHARACTERISTICS
54 / 74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay An to On Propagation Delay E to On Propagation Delay P to On Propagation Delay P to On Output Enable Time OE to On Output Disable Time OE to On Min 3.5 3.0 3.0 3.0 4.0 3.5 5.0 3.0 2.5 4.0 1.5 2.0 Typ Max 12.5 12.5 11 11 9.5 9.5 14.5 9.0 7.5 10 6.0 8.0 54F TA = 55 to +125C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 2.5 3.0 3.5 3.0 4.0 3.0 2.0 3.5 1.0 1.5 Max 18.5 16 14 13.5 12.5 11.5 19.5 11.5 10.5 13.5 7.5 9.5 74F TA = 0 to 70C VCC = 5.0 V 10% CL = 50 pF Min 3.0 2.5 3.0 3.0 3.5 3.0 4.0 3.0 2.0 3.5 1.0 1.5 Max 13.5 13 12 11.5 10.5 10 15.5 9.5 8.5 11.5 ns 6.5 8.5 Unit ns ns ns ns
MC54/74F539
TRUTH TABLE (each half)
Inputs Function High Impedance Disable Active HIGH Output (P = L) Active LOW Output (P = H)
Outputs A1 X X L L H H L L H H A0 X X L H L H L H L H H L L L L H H H L H L L H L H H O0 Z O1 Z On = P L L H L H H L H L L L H H H H L O2 Z O3 Z
OE H L L L L L L L L L
E X H L L L L L L L L
MC74F543 OCTAL REGISTERED TRANSCEIVER, NON-INVERTING, 3-STATE

The MC74F543 Octal Registered Transceivers contain two sets of data flowing in either direction. Separate Latch Enable (LEAB, LEBA) and Enable (OEAB, OEBA) inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The MC74F543 has a noninverting data path. The A outputs are guaranteed to sink 20 mA while the B outputs are rated for 64 mA.
OCTAL REGISTERED TRANSCEIVER, NON-INVERTING, 3-STATE

FAST SCHOTTKY TTL
Combines 74F245 and 74F373 Type Functions in One Chip 8-Bit Octal Transceiver Non-Inverting Back-to-Back Registers for Storage Separate Controls for Data Flow in Each Direction Glitchless Outputs During 3-State Power Up or Power Down Operation High Impedance Outputs in Power Off State A Outputs Sink 24 mA and Source 3.0 mA B Outputs Sink 64 mA and Source 15 mA See F544 for Inverting Version ESD Protection > 4000 Volts PIN ASSIGNMENT
VCC EBA 24 23 B0 22 B1 21 B2 20 B3 19 B4 18 B5 17 B6 16 B7 LEAB OEAB 15 14 13
24 1
24 1
MC74FXXXN Plastic MC74FXXXDW SOIC 1 2 3 4 A1 5 A2 6 A3 7 A4 8 A5 9 A6 10 A7 11 12
LEBA OEBA A0
EAB GND

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 3.0 / 15 24 / 64 Unit V C mA mA
MC74F543
FUNCTION TABLE
Inputs OEXX H L L L L L L EXX X H H L L L L LEXX X L L H H L L Data X l h l h L H Outputs Z Z Z L H L H Status Outputs disabled Outputs disabled Data latched Data latched Transparent
H = HIGH voltage level: h = HIGH state must be present one set-up time before the LOW-to-HIGH transition of LEXX or EXX (XX = AB or BA): L = LOW Voltage Level: I = LOW state must be present one set-up time before the LOW-to-HIGH transition of LEXX or EXX (XX = AB or BA): X = Dont care: Z = HIGH impedance state.
FUNCTIONAL DESCRIPTION The MC74F543 contains two sets of eight D-type latches, with separate input and controls for each set. For data flow from A to B, for example, the A-to-B Enable (EAB) Input must be LOW in order to enter data from A0 A7 or take data from B0 B7, as indicated in the Function Table. With EAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH
transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With EAB and OEAB both LOW, the 3-State B output buffers are active and reflects the data present at the output of the A latches. Control of data flow from B to A is similar, but using the EBA, LEBA, and OEBA inputs.

Limits Symbol VIH VIL VIK Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 2.4 A0 A7 VOH Output HIGH Voltage B0 B7 A0 A7 VOL Output LOW Voltage B0 B7 74 I/O Pins IIH Input HIGH Current Control Pins 20 EAB, EBA IIL Input LOW Current Other Inputs Off-State Output Current, High-Level Voltage Applied Off-State Output Current, Low-Level Voltage Applied Output Short Circuit Current (Note 2) An Outputs Bn Outputs ICCH ICC Total Supply Current ICCL ICCZ 60 100 70 95 95 0.6 70 1.0 600 150 mA 225 100 125 125 mA VCC = MAX VCC = MAX, VOUT = 0 V MAX A mA A 1.2 mA VCC = MAX, VIN = 0 5 V MAX 0.5 VOUT = 2.7 V VOUT = 5.5 V 0.4 0.55 1.0 100 V mA A 74 74 74 2.7 2.0 0.35 0.5 3.4 V V V IOH = 3.0 mA 30 IOH = 15 mA IOL = 24 mA IOL = 64 mA 0.73 Parameter Min 2.0 0.8 1.2 Typ Max Unit V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = MIN
VCC = MAX, VIN = 5.5 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 2.7 V
IOZH IOZL IOS
VCC = MAX
VCC = MAX, VOUT = 0.5 V
MC74F543
74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay Transparent Mode An to Bn or Bn to An Propagation Delay LEBA to An Propagation Delay LEAB to Bn Output Enable Time to OEBA or OEAB to An or Bn EBA or EAB to An or Bn Output Disable Time to OEBA or OEAB to An or Bn EBA or EAB to An or Bn Min 70 3.0 3.0 4.5 4.5 4.5 4.5 3.0 4.0 2.5 2.0 Typ 100 5.5 5.0 8.5 8.5 8.5 8.5 7.0 7.5 6.0 5.5 7.5 6.5 11 11 11 11 9.0 10.5 8.0 7.5 Max 74F TA = 0C to + 70C VCC = + 5.0 V 10% CL = 50 pF Min 70 3.0 3.0 4.5 4.5 4.5 4.5 3.0 4.0 2.5 2.0 8.5 7.5 12.5 12.5 12.5 12.5 10 12 9.0 8.5 Max Unit MHz ns
ns ns
ns
ns
74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) tw(L) Parameter Setup Time, HIGH or LOW An or Bn to LEBA or LEAB Hold Time, HIGH or LOW An to Bn to LEBA or LEAB Latch Enable, B to A Pulse Width, LOW Min 3.0 3.0 3.0 3.0 8.0 Typ Max 74F TA = 0C to + 70C VCC = + 5.0 V 10% CL = 50 pF Min 3.5 3.5 3.5 3.5 9.0 Typ Max Unit ns ns ns
MC74F543
LOGIC DIAGRAM
DETAIL A
D Q LE A0
B0
Q D LE B1 B2 DETAIL A X 7 B3 B4 B5 B6 B7
A1 A2 A3 A4 A5 A6 A7
OEBA OEAB EBA LEBA EAB LEAB

NOTE: Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
MC74F544 OCTAL REGISTERED TRANSCEIVER, INVERTING, 3-STATE

The MC74F544 Octal Registered Transceivers contain two sets of D-Type latches for temporary storage of data flowing in either direction. Separate Latch Enable (LEAB, LEBA) and Enable (OEAB, OEBA) inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The MC74F544 has an inverting data path. The A outputs are guaranteed to sink 24 mA while the B outputs are rated for 64 mA.
OCTAL REGISTERED TRANSCEIVER, INVERTING, 3-STATE

FAST SCHOTTKY TTL
Combines 74F245 and 74F373 Type Functions in One Chip 8-Bit Octal Transceiver Inverting Back-to-Back Registers for Storage Separate Controls for Data Flow in Each Direction Glitchless Outputs During 3-State Power Up or Power Down Operation High Impedance Outputs in Power Off State A Outputs Sink 24 mA and Source 3.0 mA B Outputs Sink 64 mA and Source 15 mA See F543 for Noninverting Version ESD Protection > 4000 Volts
24 1
24 1
PIN ASSIGNMENT
VCC EBA 24 23 B0 22 B1 21 B2 20 B3 19 B4 18 B5 17 B6 16 B7 LEAB OEAB 15 14 13
MC74FXXXN Plastic MC74FXXXDW SOIC
4 A1
5 A2
6 A3
7 A4
8 A5
9 A6
10 A7
11
12
LEBA OEBA A0
EAB GND

Symbol VCC TA IOH IOL DC Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 3.0 / 15 24 / 64 Unit V C mA mA
MC74F544
FUNCTION TABLE
Inputs OEXX H X L L L L L L L EXX X H L L L L L LEXX X X L L L L H Data X X l h l h L H X Outputs Z Z Z Z H L H L NC Status Outputs disabled Outputs disabled Outputs disabled Data latched Data latched Transparent Hold
H = HIGH voltage level: h = HIGH state must be present one set-up time before the LOW-to-HIGH transition of LEXX or EXX (XX = AB or BA): L = LOW voltage level: l = LOW state must be present one set-up time before the LOW-to-HIGH transition of LEXX or EXX (XX = AB or BA): X = Dont care: Z = HIGH impedance state: NC = No Change.
FUNCTIONAL DESCRIPTION The MC74F544 contains two sets of eight D-type latches, with separate input and controls for each set. For data flow from A to B, for example, the A-to-B Enable (EAB) input must be LOW in order to enter data from A0 A7 or take data from B0 B7, as indicated in the Function Table. With EAB LOW, a LOW signal on the A-to-B latch enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH
transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With EAB and OEAB both LOW, the 3-State B output buffers are active and reflect the inverted data present at the output of the A latches. Control of data flow from B to A is similar, but using the EBA, LEBA, and OEBA inputs.

Limits Symbol VIH VIL VIK VOH Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage A0 A7 B0 B7 VOL Output LOW Voltage A0 A7 B0 B7 74 74 74 74 I/O Pins IIH Input HIGH Current Control Pins Control Pins I/O Pins IIL IOZH IOZL IOS Input LOW Current Off-State Output Current Off-State Output Current, Low-Level Voltage Applied Output Short Circuit Current (Note 2) An Outputs Bn Outputs ICCH ICCL ICCZ EAB, EBA Other Inputs Parameter Min 2.0 2.4 2.7 2.0 60 100 Typ 0.73 3.4 0.35 0.4 70 95 95 Max 0.8 1.2 0.5 0.55 1.0 100 20 70 1.2 0.6 70 600 150 225 105 130 125 mA VCC = MAX Unit V V V V V V V mA A A A mA A A mA Test Conditions (Note 1) Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA VCC = 4.5 V IOH = 3.0 mA 30 VCC = 4.75 V IOH = 15 mA IOL = 24 mA VCC = 4.5 V
VCC = MIN IOL = 64 mA VCC = MAX, VIN = 5.5 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 2 7 V MAX 2.7 VCC = MAX, VIN = 0 5 V MAX 0.5 VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.5 V VCC = MAX, VOUT = 0 V MAX
ICC
Total Supply Current
MC74F544
74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Propagation Delay Transparent Mode An to Bn or Bn to An Propagation Delay LEBA to An Propagation Delay LEAB to Bn Output Enable Time OEBA or OEAB to An or Bn EBA or EAB to An or Bn Output Disable Time OEBA or OEAB to An or Bn EBA or EAB to An or Bn Parameter Min 2.0 2.0 6.0 4.0 6.0 4.0 3.0 4.0 1.5 1.5 Typ Max 9.5 6.5 13 9.5 13 9.5 9.0 10.5 8.0 7.5 74F TA = 0 C to + 70C VCC = + 5.0 V 10% CL = 50 pF Min 2.0 2.0 6.0 4.0 6.0 4.0 3.0 4.0 1.5 1.5 Max 10.5 7.5 14.5 10.5 14.5 10.5 10 12 9.0 8.5 Unit ns
ns ns
ns
ns
74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) tw(L) Parameter Setup Time, HIGH or LOW An or Bn to LEBA or LEAB Hold Time, HIGH or LOW An to Bn to LEBA or LEAB Latch Enable, B to A Pulse Width, LOW Min 3.0 3.0 3.0 3.0 6.0 Typ Max 74F TA = 0C to + 70C VCC = + 5.0 V 10% CL = 50 pF Min 3.0 3.0 3.0 3.0 7.5 Typ Max Unit ns ns ns
MC74F544
LOGIC DIAGRAM
D Q LE A0 DETAIL A D Q LE B0
A1 A2 A3 A4 A5 A6 A7 DETAIL A X 7
B1 B2 B3 B4 B5 B6 B7
OEBA OEAB EBA EAB LEBA LEAB

NOTE: Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)

The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry (CC) and Terminal Count (TC) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable (OE) input forces the output buffers into the high impedance state but does not prevent counting, resetting or parallel loading.
MC54/74F568 MC54/74F569
4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)

FAST SCHOTTKY TTL
4-Bit Bidirectional Counting

F568 Decade Counter F569 Binary Counter Synchronous Counting and Loading Lookahead Carry Capability for Easy Cascading Preset Capability for Programmable Operation 3-State Outputs for Bus Organized Systems Master Reset (MR) Overrides All Other Inputs Synchronous Reset (SR) Overrides Counting and Parallel Loading
20 1
20 1
CONNECTION DIAGRAM
VCC TC 20 19 CC 18 OE 17 O0 16 O1 15 O2 14 O3 CET 13 12 PE 11
20 1
MC54FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC 1 U/D 2 CP 3 P0 4 P1 5 P2 6 P3 8 7 CEP MR 9 10 SR GND
LOGIC SYMBOL
11 3 4 5 6 P3
PE P0 P1 P2 1 7 12 2 17 U/D CEP
CC CET TC CP OE MR SR 8 9 O0 O1 O2 O3 16 15 14 13
18 19
MC54/74F568 MC54/74F569
Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 54, 74 54 74 54, 74 54, 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 3.0 24 Unit V C mA mA
FUNCTIONAL DESCRIPTION The F568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9.The F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the LOWto-HIGH transition of the Clock Pulse (CP) input signal. The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs Master Reset (MR), Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) plus the Up/Down (U/D) input, determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With MR, SR and PE HIGH, CEP and CET permit counting when both are LOW. Conversely, a HIGH signal on either CEP or CET inhibits counting. The F568 and F569 use edge-triggered flip-flops and changing the SR, PE, CEP , CET or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed. Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally HIGH and goes LOW providing CET is LOW, when the counter reaches zero in the Down mode, or reaches maximum (9 for the F568,15 for the F569) in the Up mode. TC will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or CET is changed. To implement synchronous multistage counters, the connections between the TC output and the CEP and CET inputs can provide either slow or fast carry propagation. Figure A shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure B are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 (F568) or 16 (F569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry (CC) output is provided. The CC output is normally HIGH. When CEP, CET, and TC are LOW, the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (OE) is LOW, the parallel data outputs O0O3 are active and follow the flip-flop Q outputs. A HIGH signal on OE forces O0O3 to the High Z state but does not prevent counting, loading or resetting. LOGIC EQUATIONS: Count Enable = CEPCETPE Up (F568): TC = Q0Q1Q2Q3(Up)CET (F569): TC = Q0Q1Q2Q3(Up)CET Down (Both): TC = Q0Q1Q2Q3(Down)CET CC TRUTH TABLE
Inputs SR L X X X X H PE X L X X X H CEP X X H X X L CET X X X H X L TC* X X X X H L CP X X X X X Output CC H H H H H
* = TC is generated internally L = LOW Voltage Level H = HIGH Voltage Level
X = Dont Care = Low Pulse
FUNCTION TABLE
Inputs MR L h h h h h h SR X l h h h H H PE X X l h h H H CEP X X X l l H X CET X X X l l X H U/D X X X h l X X CP X X X Operating Mode Asynchronous reset Synchronous reset Parallel load Count up (increment) Count down (decrement) Hold (do nothing)
H = HIGH voltage level h = HIGH voltage level one setup prior to the Low-to-High Clock transition L = LOW voltage level l = LOW voltage level one setup prior to the Low-to-High clock transition X = Dont care = Low-to-High clock transition
LOGIC DIAGRAMS MC54/74F568 MC54/74F569
P0
P1
P2
P3
P0
P1
P2
P3
PE
PE
CEP
CEP
CET
CET
LD
LD
AT AF TC
AT AF
TC
MC54/74F568 MC54/74F569

CC LD T BT BF U/D DETAIL A DETAIL A CP UP DN SR UP DN CP ENF CD Q SR ENF UP DETAIL A DETAIL A CP CP J Q CP K CD Q SR DETAIL A MR OE O1 O2 O3 O0 O1 Q CD
4-225
ENF
CC LD T BT BF DETAIL A DN CP ENF CD Q SR DETAIL A CP
U/D
UP
DN
SR
CP
CP
CP
K CD
SR
DETAIL A
Q CD
MR
OE
O0
O2
O3
Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.
MC54/74F568 MC54/74F569
Figure A. Multistage Counter with Ripple Carry
COUNT CET TC CP CET TC CET TC CET TC CET
CP
TO ALL STAGES
Figure B. Multistage Counter with Lookahead Carry
COUNT
CET TC L CP TO ALL STAGES
CEP CET TC
CEP CET TC
CEP CET TC
CEP CET
CP

Limits Symbol Parameter Min VIH VIL VIK VOH VOL IOZH IOZL IIH Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Output OFF Current HIGH Output OFF Current LOW Input HIGH Current 100 Input LOW Current PE, CET Others Output Short Circuit Current (Note 2) Power Supply Current (ALL Outputs OFF) 60 1.2 0.6 150 67 2.7 3.3 0.3 0.5 50 50 20 V V A A A 2.4 3.3 2.0 0.8 1.2 Typ Max V V V V Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX Unit Test Conditions
IIL IOS ICC
mA mA mA
VCC = MAX, VIN = 0.5 V VOUT = 0 V VCC = MAX VCC = MAX
NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time, nor for more than 1 second.
MC54/74F568 MC54/74F569
STATE DIAGRAMS MC54/74F568
0 1 2 3 0 1
MC54/74F569
15 10 9 11 14 13 15 4 13 14
12
12
11
10
COUNT DOWN COUNT UP
COUNT DOWN COUNT UP
AC CHARACTERISTICS
54 / 74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay CP to On (PE HIGH or LOW) Propagation Delay CP to TC Propagation Delay CET to TC Propagation Delay U/D to TC (F568) Propagation Delay U/D to TC (F569) Propagation Delay CP to CC Propagation Delay CEP, CET to CC Propagation Delay MR to On Output Enable Time OE to On Output Disable Time OE to On Min 100 3.0 4.0 5.5 4.0 2.5 2.5 3.5 4.0 3.5 4.0 2.5 2.0 2.5 4.0 5.0 2.5 3.0 1.5 2.0 8.5 11.5 15.5 11 6.0 8.0 11 16 11 10.5 7.0 6.0 6.5 11 13 7.0 8.0 6.5 6.0 Max 54F TA = 55 to + 125C VCC = 5.0 V 10% CL = 50 pF Min 60 3.0 4.0 5.5 4.0 2.5 2.5 3.5 4.0 3.5 4.0 2.5 2.0 2.5 4.0 5.0 2.5 3.0 1.5 2.0 10.5 14 18.5 13.5 8.0 10 13.5 19 13.5 13 9.0 8.0 8.5 13.5 15.5 9.0 10 8.5 8.0 Max 74F TA = 0 to + 70C VCC = 5.0 V 10% CL = 50 pF Min 85 3.0 4.0 5.5 4.0 2.5 2.5 3.5 4.0 3.5 4.0 2.5 2.0 2.5 4.0 5.0 2.5 3.0 1.5 2.0 9.5 13 17.5 12.5 7.0 9.0 12.5 18 12.5 12 8.0 7.0 7.5 12.5 14.5 8.0 9.0 7.5 7.0 Max Unit MHz ns ns ns ns ns ns ns ns ns ns
MC54/74F568 MC54/74F569
54 / 74F TA = + 25C VCC = + 5.0 V Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(L) trec Parameter Setup Time, HIGH or LOW Pn to CP Hold Time, HIGH or LOW Pn to CP Setup Time, HIGH or LOW CEP or CET to CP Hold Time, HIGH or LOW CEP or CET to CP Setup Time, HIGH or LOW PE to CP Hold Time, HIGH or LOW PE to CP Setup Time, HIGH or LOW U/D to CP (F568) Setup Time, HIGH or LOW U/D to CP (F569) Hold Time, HIGH or LOW U/D to CP Setup Time, HIGH or LOW SR to CP Hold Time, HIGH or LOW SR to CP CP Pulse Width HIGH or LOW MR Pulse Width, LOW MR Recovery Time Min 4.0 4.0 3.0 3.0 5.0 5.0 0 0 8.0 8.0 0 0 11 16.5 11 7.0 0 0 10 8.0 0 0 4.0 6.0 4.5 6.0 Max 54F TA = 55C to + 125C VCC = 5.0 V 10% Min 5.5 5.5 3.5 3.5 7.0 7.0 0 0 10 10 0 0 13.5 18.5 13.5 10 0 0 12 10.5 0 0 6.0 8.0 6.0 8.0 Max 74F TA = 0C to + 70C VCC = 5.0 V 10% Min 4.5 4.5 ns 3.5 3.5 6.0 6.0 ns 0 0 9.0 9.0 ns 0 0 12.5 17.5 12.5 8.0 0 0 11 9.5 ns 0 0 4.5 6.5 5.0 7.0 ns ns ns ns ns ns Max Unit
MC74F574 OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

The MC74F574 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered clock (CP) and Output Enable (OE) are common to all flip-flops. This device is functionally identical to the F374 except for the pinouts. Broadside Pinout Version of F374 Edge-Triggered D-Type Inputs Buffered Positive Edge-Triggered Clock 3-State Outputs for Bus Oriented Applications ESD Protection > 4000 Volts

FAST SCHOTTKY TTL
PIN ASSIGNMENT
VCC O0 20 19 O1 18 O2 17 O3 16 O4 15 O5 14 O6 13 O7 12 CP 11
20 1
20 1
1 OE
2 D0
3 D1
4 D2
5 D3
6 D4
7 D5
8 D6
9 D7
10 GND
20 1
LOGIC SYMBOL
2 3 4 5 6 7 8 9
D0 11 CP D1 D2 D3 D4 D5 D6 D7 MC74FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC
OE O0 19 O1 18 O2 17 O3 16 O4 15 O5 14 O6 13 O7 12

Symbol VCC TA IOH IOL DC Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 3.0 24 Unit V C mA mA
MC74F574
FUNCTION TABLE
Inputs OE L L L H H CP X Dn l h X Dn X Internal Register L H NC Dn X Outputs Operating Mode Q0Q7 L H NC Z Z Load and read register Hold Disable outputs
H = HIGH voltage level h = HIGH voltage level one set-up time prior to the Low-to-High clock transition L = LOW voltage level l = LOW voltage level one set-up time prior to the Low-to-High clock transition NC = No change X = Dont care Z = High impedance off state = Low-to-High clock transition = Not a Low-to-High clock transition
The MC74F574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

Limits Symbol VIH VIL VIK VOH VOL IIH IIL IOZH IOZL IOS ICCZ Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 2.7 Output LOW Voltage Input HIGH Current Input LOW Current Output Off Current HIGH Output Off Current LOW Output Short Circuit Current (Note 2) Power Supply Current (All Outputs OFF) 60 55 100 0.6 50 50 150 86 0.5 20 V V A mA A A mA mA Min 2.0 2.4 Typ Max 0.8 1.2 Unit V V V V IOH = 3.0 mA 30 IOL = 24 mA Test Conditions (Note 1) Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA VCC = MIN VCC = 4.75 V VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.5 V VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.5 V VCC = MAX, VOUT = 0 V VCC = MAX Dn GND; OE = 4.5 V
MC74F574
LOGIC DIAGRAM
D0 D1 D2 D3 D4 D5 D6 D7
CP CP Q D Q CP Q D Q CP Q D Q CP Q D Q CP Q D Q CP Q D Q CP Q D Q CP Q D Q
OE
O0
O1
O2
O3
O4
O5
O6
O7
54 / 74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol fMAX tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay CP to On Output Enable Time Output Disable Time Min 100 2.5 2.5 3.0 3.0 1.5 1.0 Typ Max 8.5 8.5 9.0 9.0 5.5 5.5 74F TA = 0C to + 70C VCC = +5.0 V 10% CL = 50 pF Min 70 2.5 2.5 2.5 2.5 1.5 1.0 Max 8.5 8.5 10.0 10.0 6.5 6.5 Unit MHz ns ns ns
AC OPERATING CHARACTERISTICS
54 / 74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH to LOW Dn to CP CP Pulse Width HIGH or LOW Min 2.5 2.0 2.0 2.0 5.0 5.0 Typ Max Min 2.5 3.0 2.0 2.0 5.0 5.0 74F TA = 0C to + 70C VCC = +5.0 V 10% CL = 50 pF Typ Max Unit ns ns ns
MC74F579 8-BIT BIDIRECTIONAL BINARY COUNTER (3-STATE)

The MC74F579 is a fully synchronous 8-stage up/down counter with multiplexed 3-state I/O ports for bus-oriented applications. It features a preset capability for programmable operation, carry look-ahead for easy cascading and a U/D input to control the direction of counting. All state changes, except for the case of asynchronous reset, are initiated by the rising edge of the clock. TC output is not recommended for use as a clock or asynchronous reset due to the possibility of decoding spikes.
8-BIT BIDIRECTIONAL BINARY COUNTER (3-STATE)

FAST SCHOTTKY TTL
Multiplexed 3-State I/O Ports For Bus-oriented Applications Built-In Cascading Carry Capability Count Frequency 115 MHz Typ Supply Current 100 mA Typ Fully Synchronous Operation U/D Pin to Control Direction of Counting Separate Pins for Master Reset and Synchronous Reset Center Power Pins to Reduce Effects of Package Inductance See F269 for 24-Pin Separate I/O Port Version See F779 for 16-Pin Version ESD Protection > 4000 Volts PIN ASSIGNMENT
MR 20 SR CEP CET VCC TC 19 18 17 16 15 U/D 14 PE 13 CS 12 OE 11
20 1
20 1
20 1
1 2 3 4 5 6 8 9 10 7 CP I/O0 I/O1 I/O2 I/O3 GND I/O4 I/O5 I/O6 I/O7
LOGIC SYMBOL
13 PE 1 18 17 11 CP CEP CET OE I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 2 3 4 5 6 7 8 9 12 CS 20 MR 19 SR 14 U/D TC 15

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low TC I/On TC I/On Parameter Min 4.5 0 Typ 5.0 25 Max 5.5 70 1.0 3.0 20 24 Unit V C mA mA
MC74F579
FUNCTION TABLE
MR X X X L H H H H H H SR X X X X L H H H H H CS H L L X X L PE X H H X X L CEP X X X X X X H X L L CET X X X X X X X H L L U/D X X X X X X X X H L OE X H L X X X X X X X CP X X X X Function I/O0 to I/O7 in Hi-Z (PE disabled) I/O0 to I/O7 in Hi-Z Flip-Flop outputs appear on I/O lines Asynchronous reset for all flip-flops Synchronous reset for all flip-flops Parallel load all flip-flops Hold Hold (TC held high) Count up Count down
(not LL) (not LL) (not LL) (not LL)
H = High voltage level L = Low voltage level X = Dont care = Low-to-High clock transition (not LL) = CS and PE should never both be low voltage at the same time

74F Symbol Parameter Min 2.5 TC 2.7 VOH Output HIGH Voltage 2.4 I/On TC VOL VIK Output LOW Voltage I/On Input Clamp Diode Voltage I/On others IIH Input HIGH Current I/On others IIL IOZH IOZL IOS Input LOW Current OFF-State Current High-Level Voltage Applied OFF-State Current Low-Level Voltage Applied I/On 600 60 80 95 105 105 150 135 145 150 mA VCC = MAX mA Except I/On 70 20 0.6 70 A VCC = 5 5 V 5.5 VOUT = 0.5 V VCC = MAX, VOUT = 0 V 0.73 1.2 1.0 100 V mA A A mA VCC = 5 5 V 5.5 0.35 0 35 0.5 05 V 2.7 3.3 V 3.3 3.4 V Typ (2) Max Unit Test Conditions (Note 1) IOH = 1.0 mA VIL = MAX VIH = MIN IOH = 3.0 mA VIL = MAX VIH = MIN IOL = 20 mA IOL = 24 mA VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VIL = MAX VIH = MIN
VCC = 4.5 V, IIN = 18 mA VIN = 5.5 V VIN = 7.0 V
VCC = 5 5 V VIN = 2 7 V 5.5 V, 2.7 VCC = 5.5 V, VIN = 0.5 V VOUT = 2.7 V
Output Short Circuit Current (Note 3) ICCH
ICC
Total Supply Current (total)
ICCL ICCZ
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating conditions for the applicable device type. 2. All typical values are at VCC = 5.0 V, TA = 25C. 3. Not more than one output should be shorted at a time. For IOS testing, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.
MC74F579
74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay CP to I/On Propagation Delay CP to TC Propagation Delay U/D to TC Propagation Delay CET to TC Propagation Delay MR to I/On Output Enable Time to HIGH or LOW Level CS, PE to I/On Output Disable Time to HIGH or LOW Level CS, PE to I/On Output Enable Time to HIGH or LOW Level OE to I/On Output Disable Time to HIGH or LOW Level OE to I/On Min 100 5.0 5.0 4.5 5.5 3.5 4.5 3.5 3.5 5.0 4.5 6.5 3.0 4.0 4.0 6.0 1.0 2.5 10.5 10.5 10 10 8.0 8.0 7.0 8.0 10 10.5 10.5 7.5 9.5 8.5 9.5 6.0 7.0 Typ Max 74F TA = 0C to + 70C VCC = +5.0 V 10% CL = 50 pF Min 80 5.0 5.0 4.5 5.0 3.5 4.5 3.5 3.5 5.0 4.5 6.0 3.0 4.0 4.0 5.0 1.0 2.5 11.5 11.5 11 11 9.0 9.0 8.5 8.5 11 11.5 11.5 9.0 11 9.5 10.5 6.5 8.0 Max Unit MHz ns ns ns ns ns ns ns ns ns
74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw tw(L) trec Parameter Setup Time, HIGH or LOW I/On to CP Hold Time, HIGH or LOW I/On to CP Setup Time, HIGH or LOW PE, SR or CS to CP Hold Time, HIGH or LOW PE, SR or CS to CP Setup Time, HIGH or LOW CET, CEP to CP Hold Time, HIGH or LOW CET, CEP to CP CP Pulse Width MR Pulse Width MR Recovery Time Min 3.0 3.0 1.0 1.0 9.5 9.5 0 0 5.0 9.0 0 0 4.5 3.5 4.0 Typ Max 74F TA = 0C to + 70C VCC = +5.0 V 10% CL = 50 pF Min 4.0 4.0 1.0 1.0 10 10 0 0 5.5 10.5 0 0 6.0 4.5 4.5 Typ Max Unit ns ns ns ns ns ns ns ns ns
MC74F579
LOGIC DIAGRAM
SR PE CE OE I/O0 LOAD CONTROL CPMR
DETAIL A
I/O1
DETAIL A
I/O2
DETAIL A
I/O3
DETAIL A
I/O4
DETAIL A
I/O5
DETAIL A
I/O6
DETAIL A
I/O7 U/D CEP CET
DETAIL A DOWN UP
TC
TOGGLE DATA
CP
MR
MR LOAD D CP Q Q
Q Q
Detail A
OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS (INVERTING AND NONINVERTING)

The MC74F620 is an octal bus transceiver featuring inverting 3-state buscompatible outputs in both send and receive directions. The BN outputs are capable of sinking 64 mA and sourcing up to 15 mA, providing very good capacitive drive characteristics. The MC74F623 is a non-inverting version of the MC74F620. These octal bus transceivers are designed for asynchronous two-way communication between data busses. The control function implementation allows for maximum flexibility in timing. These devices allow data transmission from the A bus to the B bus or from B bus to A bus, depending upon the logic levels at the Enable inputs (OEBA and OEAB). The Enable inputs can be used to disable the device so that the busses are effectively isolated. The dual-enable configuration gives the MC74F620 and MC74F623 the capability to store data by the simultaneous enabling of OEBA and OEAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. High Impedance NPN base inputs for reduced loading (70 A in High and Low states) Ideal for Applications which Require High Output drive and minimal bus loading Octal Bidirectional Bus Interface 3-State Buffer Outputs Sink 64 mA and Source 15 mA F620 Inverting F623 Noninverting ESD Protection > 4000 Volts
MC74F620 MC74F623
OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS (INVERTING AND NONINVERTING)

FAST SCHOTTKY TTL
20 1
20 1
20 1
PIN ASSIGNMENTS
VCC OEBA B0 20 19 18 B1 17 B2 16 B3 15 B4 14 B5 13 B6 12 B7 11 VCC OEBA B0 20 19 18 B1 17 B2 16 B3 15 B4 14 B5 13 B6 12 B7 11
F620
F623
1 2 OEAB A0
3 A1
4 A2
5 A3
6 A4
7 A5
8 A6
9 A7
10 GND
1 2 OEAB A0
3 A1
4 A2
5 A3
6 A4
7 A5
8 A6
9 A7
10 GND
MC74F620 MC74F623
LOGIC SYMBOLS
2 A0 1 19 OEAB OEBA B0 18 B1 17 B2 16 3 A1 4 A2 5 A3 6 A4 7 A5 8 A6 9 A7 1 OEAB OEBA B0 18 B1 17 B2 16 2 A0 3 A1 4 A2 5 A3 6 A4 7 A5 8 A6 9 A7
F620
B3 15 B4 14 B5 13 B6 12 B7 11
19
F623
B3 15 B4 14 B5 13 B6 12 B7 11
FUNCTION TABLE Inputs OEBA L H H L OEAB L H L H F620 B data to A bus A data to B bus Z B data to A bus A data to B bus Operating Modes F623 B data to A bus A data to B bus Z B data to A bus A data to B bus
H = HIGH voltage level: L = LOW voltage level: X = Dont care: Z = High impedance off state

Limits Symbol VCC TA IOH IOH IOL IOL DC Supply Voltage Operating Ambient Temperature Range Output Current High Output Current High Output Current Low Output Current Low An Outputs Bn Outputs An Outputs Bn Outputs Parameter 74 74 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 3.0 15 24 64 Unit V C mA mA mA mA
MC74F620 MC74F623
Limits Symbol VIH VIL VIK Parameter Min Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 74 An VOH Output HIGH Voltage Bn 74 74 74 74 VOL VOL IOZH + IIH IOZL + IIL Output LOW Voltage Output LOW Voltage Output Off Current HIGH Output Off Current LOW OEBA, OEAB IIH Input HIGH Current OEBA, OEAB Others IIL IOS Input LOW Current Output Short Circuit Current (Note 2) Non I/O Pins A0A7 B0B7 ICCH ICC Power Supply Current F620 ICCL ICCZ ICC Power Supply Current F623 An Bn 74 74 2.0 2.4 2.7 2.4 2.7 2.0 60 100 Typ 3.3 3.3 3.4 3.4 0.35 Max 0.8 1.2 0.50 0.55 70 70 20 100 1.0 20 150 mA 225 92 110 92 120 mA mA VCC = MAX, VOUT = GND MAX Vout = HIGH Vout = LOW Vout = HIGH Z VCC = MAX VCC = MAX Unit V V V V V V V V V V A A A A mA A Test Conditions (Note 1) Guaranteed as a HIGH Signal Guaranteed as a LOW Signal VCC = MIN, IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 15.0 mA IOL = 24 mA IOL = 64 mA VCC = MAX VCC = MAX VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = MIN VCC = MIN VOUT = 2.7 V VOUT = 0.5 V
VCC = MAX, VIN = 2.7 V VCC = 0 V, VIN = 7.0 V VCC = MAX, VIN = 5.5 V VCC = MAX, VIN = 0.5 V
MC74F620 MC74F623
LOGIC DIAGRAMS F620
19 OEBA OEAB 1 OEBA OEAB 1 19
F623
2 A0
18 B0 A0
18 B0
3 A1
17 B1 A1
17 B1
4 A2
16
4 B2 A2
16
B2
A3
15 B3 A3
15 B3
6 A4
14 B4 A4
14 B4
7 A5
13 B5 A5
13 B5
A6
12 B6 A6
12 B6
A7
11
B7
A7
11
B7
MC74F620 MC74F623
AC ELECTRICAL CHARACTERISTICS For F620
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ Parameter Propagation Delay An to Bn and Bn to An Output Enable Time to High or Low level, OEBA to An Output Disable Time to High or Low level, OEBA to An Output Enable Time to High or Low level, OEAB to Bn Output Disable Time to High or Low level, OEAB to Bn Min 2.5 1.0 3.0 4.0 2.5 1.5 3.5 4.5 3.0 3.0 Typ Max 6.5 4.5 10.5 10.5 7.5 7.0 10.5 10.0 9.5 9.5 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 2.0 1.0 2.5 3.5 2.0 1.0 3.5 4.0 2.5 1.5 Typ Max 7.5 5.0 11.5 11.5 8.0 7.5 11.5 11.0 10.5 10.5 Unit ns ns ns ns ns
AC ELECTRICAL CHARACTERISTICS For F623

74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ Propagation Delay An to Bn Propagation Delay Bn to An Output Enable Time to High or Low level, OEBA to An Output Disable Time to High or Low level, OEBA to An Output Enable Time to High or Low level, OEAB to Bn Output Disable Time to High or Low level, OEAB to Bn Parameter Min 2.0 3.0 2.0 3.0 3.5 5.0 1.5 1.5 3.5 4.5 3.0 4.0 Typ Max 5.5 7.0 6.0 7.0 10.5 9.5 6.5 6.5 10.0 9.0 8.5 9.0 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 2.0 2.5 2.0 2.5 3.5 5.0 1.5 1.5 3.5 4.5 3.0 2.0 Typ Max 6.5 7.5 6.5 7.5 12.0 10.0 7.5 7.0 11.5 9.5 10.0 10.0 Unit ns ns ns ns ns ns
MC74F640 OCTAL BUS TRANSCEIVER, INVERTING WITH 3-STATE OUTPUTS

The MC74F640 is an octal transceiver featuring inverting 3-state bus compatible outputs in both transmit and receive directions. The B port outputs are capable of sinking 64 mA and sourcing 15 mA, providing very good capacitive drive characteristics. The device features an Output Enable (OE) input for easy cascading and Transmit/Receive (T/R) input for direction control. The 3-state outputs, B0B7, have been designed to prevent output bus loading if the power is removed from the device.
OCTAL BUS TRANSCEIVER, INVERTING WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
High-Impedance NPN Base Inputs for Reduced Loading Ideal for Applications which Require High-Output Drive and Minimal
Bus Loading Inverting Version of F245 Octal Bidirectional Bus Interface 3-State Buffer Outputs Sink 64 mA and Source 15 mA ESD Sensitive 4000 V HBM
1
(70 A in High and Low States)
20
PIN ASSIGNMENT
VCC OE 20 19 B0 18 B1 17 B2 16 B3 15 B4 14 B5 13 B6 12 B7 11
20 1
20 1
1 T/R
2 A0
3 A1
4 A2
5 A3
6 A4
7 A5
8 A6
9 A7
10 GND
FUNCTION TABLE
Inputs OE L L H T/R L H X Outputs Bus B data to Bus A Bus A data to Bus B Z
H = High Voltage Level L = Low Voltage Level X = Dont Care Z = High Impedance Off State
LOGIC SYMBOL
2 3 4 5 6 7 A5 8 9
A0 A1 1 19 T/R OE B0 B1 18 17
A2 A3 A4
A6 A7
B2 B3 B4 16 15 14
B5 13
B6 B7 12 11
MC74F640
Symbol VCC TA IOH IOH IOL IOL DC Supply Voltage Operating Ambient Temperature Range Output Current High Output Current High Output Current Low Output Current Low An Outputs Bn Outputs An Outputs Bn Outputs Parameter 74 74 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 3.0 15 24 64 Unit V C mA mA mA mA

Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 74 An VOH Output HIGH Voltage Bn 74 74 74 74 VOL VOL IOZH + IIH IOZL + IIL Output LOW Voltage Output LOW Voltage Output Off Current HIGH Output Off Current LOW OE, T/R IIH Input HIGH Current OE, T/R Others IIL IOS Input LOW Current Output Short Circuit Current2 OE, T/R A0 A7 B0 B7 ICCH ICC Power Supply Current ICCL ICCZ 60 100 An Bn 74 74 2.4 2.7 2.4 2.7 2.0 0.35 0.5 0.55 70 70 40 100 1.0 40 150 mA 225 85 120 100 mA VCC = MAX, VOUT = GND MAX Vout = HIGH T/R = 4.5 V Vout = LOW T/R = 0 V OE = 4.5 V Vout = HIGH Z VCC = MAX 3.3 3.3 3.4 3.4 Min 2.0 0.8 1.2 Typ Max Unit V V V V V V V V V V A A A A mA A Test Conditions1 Guaranteed as a HIGH Signal Guaranteed as a LOW Signal VCC = MIN, IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 15 mA IOL = 24 mA IOL = 64 mA VCC = MAX VCC = MAX VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = MIN VCC = MIN VOUT = 2.7 V VOUT = 0.5 V
VCC = MAX, VIN = 2.7 V VCC = 0 V, VIN = 7.0 V VCC = MAX, VIN = 5.5 V VCC = MAX, VIN = 0.5 V
MC74F640
LOGIC DIAGRAM
A0 2
A1 3
A2 4
A3 5
A4 6
A5 7
A6 8
A7 9
OE
19
T/R
1 18 B0 17 B1 16 B2 15 B3 14 B4 13 B5 12 B6 11 B7
74F TA = +25C VCC = +5.0 V CL = 50 pF RL = 500 Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay An to Bn, Bn to An Output Enable Time to High or Low Level Output Disable Time to High or Low Level Min 2.0 1.0 3.5 6.0 1.5 1.0 Typ Max 7.0 5.0 11 11 8.0 7.0 Min 2.0 1.0 3.5 6.0 1.5 1.0 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF RL = 500 Typ Max 8.0 5.5 13 12 9.0 7.5 Unit ns ns ns
Product Preview OCTAL TRANSCEIVER/REGISTER WITH 3-STATE OUTPUTS

These devices consist of bus transceiver circuits with 3-state D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Output Enable (OE) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable OE is Active LOW. In the isolation mode (OE HIGH), A data may be stored in the B register and/or B data may be stored in the A register.
MC54/74F646 MC54/74F648
OCTAL TRANSCEIVER/REGISTER WITH 3-STATE OUTPUTS

FAST SCHOTTKY TTL
Independent Registers for A and B Multiplexed Real-Time and Stored Data Choice of True (F646) and Inverting (F648) Data Paths 3-State Outputs PIN ASSIGNMENTS
VCC CPBA SBA OE 24 23 22 21 B0 20 B1 19 B2 18 B3 17 B4 16 B5 15 B6 14 B7 13
24 1
F646
24 1
1 2 3 CPAB SAB DIR
4 A0
5 A1 B0 20
6 A2 B1 19
7 A3 B2 18
8 A4 B3 17
9 A5 B4 16
10 A6 B5 15
11 12 A7 GND B6 14 B7 13
24 1
VCC CPBA SBA OE 24 23 22 21
F648
1 2 3 CPAB SAB DIR 4
4 A0 5
5 A1 6
6 A2 7 8
7 A3 9
8 A4 10
9 A5 11 A7
10 A6
11 12 A7 GND 4 5 6 7 8 9 10 11 A7
LOGIC SYMBOLS
1 2 3 23 22 21
A A1 A2 CPAB 0 SAB DIR CPBA SBA OE B0 B1 B2 20 19 18
A3 A4
A5 A6
F646 B3 B4 17 16 B5 B6 B7 15 14 13
1 2 3 23 22 21
A A1 A2 CPAB 0 SAB DIR CPBA SBA OE B0 B1 B2 20 19 18
A3 A4
A5 A6
F648 B3 B4 17 16 B5 B6 B7 15 14 13
This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
MC54/74F646 MC54/74F648
FUNCTION TABLE
Inputs OE bar H H H H L L L L L L L L DIR X X X X H H H H L L L L CPAB H or L X X H or L X X X X CPBA H or L X X X X X X H or L SAB X X X X L L H H X X X X SBA X X X X X X X X L L H H Data I/O* Operation/Function Operation/F nction A0A7 Input Input Input Input Input Input Input Input Output Output Output Output B0B7 Input Input Input Input Output Output Output Output Input Input Input Input Isolation Store An Data in A Register Store Bn Data in B Register Store An/Bn Data in A/B Register An to Bn Real Time (Transparent Mode) Store An Data in A Register A Register to Bn (Stored Mode) Clock An Data to Bn and into A Register Bn to An Real Time (Transparent Mode) Store Bn Data in B Register B Register to An (Stored Mode) Clock An Data to Bn and into B Register
*The data output function may be enabled or disabled by various signals at the OE bar and DIR inputs. Data input functions are always enabled; i.e., data at the *bus pins will be stored on every low-to-high transition of the appropriate clock inputs. H = HIGH voltage level L = LOW voltage level X = Dont Care = Low-to-High transition

Symbol VCC TA IOH IOL Parameter DC Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low 54, 74 54 74 54 74 54 74 Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 12 15 48 64 Unit V C mA mA
MC54/74F646 MC54/74F648
LOGIC DIAGRAM F646
OE
DIR CPBA SBA SAB CPAB
1 OF 8 CHANNELS
C0
A0
D0
B0
D0
C0
TO 7 OTHER CHANNELS
MC54/74F646 MC54/74F648
LOGIC DIAGRAM F648
OE
DIR CPBA SBA SAB CPAB
1 OF 8 CHANNELS
C0
A0
D0
B0
D0
C0
TO 7 OTHER CHANNELS
MC54/74F646 MC54/74F648
Limits Symbol VIH VIL VIK Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54/74 74 VOH Output HIGH Voltage An, Bn 54 74 54 VOL Output LOW Voltage An, Bn 74 Non I/O Pins IIH Input HIGH Current Non I/O Pins I/O (Aa, Bn) IIL IIH + IOZH IIL + IOZL IOS Input LOW Current Output Leakage Current Output Leakage Current Output Short Circuit Current (Note 2) ICCH ICC Power Supply Current ICCL ICCZ Non I/O Pins I/O (An, Bn) I/O (An, Bn) Parameter Min 2.0 2.4 2.7 2.0 2.0 100 Typ Max 0.8 1.2 0.55 0.55 20 100 1.0 600 70 650 225 135 150 150 mA Unit V V V V V V V V V A A mA A A A mA Test Conditions (Note 1) Guaranteed as a HIGH Signal Guaranteed as a LOW Signal VCC = MIN, IIN = 18 mA IOH = 3.0 mA IOH = 3.0 mA IOH = 12.0 mA IOH = 15.0 mA IOL = 48 mA IOL = 64 mA VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = 4.5 V VCC = MIN VCC = MIN
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 5.5 V VCC = MAX, VIN = 0.5 V VCC = MAX VOUT = 2.7 V
VCC = MAX, VOUT = 0.5 V VCC = MAX, VOUT = GND Vout = HIGH Vout = LOW Vout = HIGH Z VCC = MAX
MC54/74F646 MC54/74F648
54/74F TA = +25C VCC = +5.0 V CL = 50 pF RL = 500 Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay Clock to Bus Propagation Delay Bus to Bus (F646) Propagation Delay Bus to Bus (F648) Propagation Delay SBA or SAB to An or Bn Output Enable Time OE to An or Bn Output Disable Time OE to An or Bn Output Enable Time DIR to An or Bn Output Disable Time DIR to An or Bn Min 100 2.0 2.0 1.0 1.0 1.0 1.0 2.0 2.0 2.0 2.0 1.0 2.0 2.0 2.0 1.0 2.0 Max 7.0 8.0 7.0 6.5 7.0 6.5 7.5 7.5 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 54F TA = 55C to +125C VCC = +5.0 V 10% CL = 50 pF RL = 500 Min 75 2.0 2.0 1.0 1.0 1.0 1.0 2.0 2.0 2.0 2.0 1.0 2.0 2.0 2.0 1.0 2.0 Max 8.5 9.5 8.0 8.0 10.0 9.0 10.0 10.0 9.5 9.5 9.5 9.5 9.5 9.5 9.5 9.5 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF RL = 500 Min 90 2.0 2.0 1.0 1.0 1.0 1.0 2.0 2.0 2.0 2.0 1.0 2.0 2.0 2.0 1.0 2.0 Max 8.0 9.0 7.5 7.0 7.5 7.0 9.0 9.0 8.5 8.5 8.5 8.5 8.5 8.5 8.5 8.5 Unit MHz ns ns ns ns ns ns ns ns
54/74F TA = +25C VCC = +5.0 V CL = 50 pF RL = 500 Symbol ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW Bus to Clock Hold Time, HIGH or LOW Bus to Clock Clock Pulse Width HIGH or LOW Min 4.0 4.0 0.0 0.0 4.0 5.0 Max 54F TA = 55C to +125C VCC = +5.0 V 10% CL = 50 pF RL = 500 Min 5.0 5.0 0.0 0.0 4.0 5.0 Max 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF RL = 500 Min 5.0 5.0 0.0 0.0 4.0 5.0 Max Unit ns ns ns
MC74F657A,B OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER (3-STATE OUTPUTS)
The MC74F657A and MC74F657B are Octal Bidirectional Transceivers with an 8-bit parity Generator/Checker and 3-state outputs. The A and B options are faster versions of the F657 and contain eight noninverting buffers with 3-state outputs and an 8-bit parity generator/checker. These devices are intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24 mA at the A ports and 64 mA at the B ports. The Transmit/Receiver (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. High-Impedance NPN Base Input for Reduced Loading (20 A in HIGH and LOW States) Ideal in Applications Where High Output Drive and Light Bus Loading are Required (IIL is 20 A versus Fast std of 600 A) Combines F245 and F280A Functions in One Package 3-State Outputs B Outputs, PARITY, ERROR, Sink 64 mA and Source 15 mA 15 mA Source Current Input Diodes for Termination Effects Glitchless Outputs During Power Up and Power Down High Impedance Outputs During Power Off ESD Protection > 4000 Volts PIN ASSIGNMENT
OE 24 B0 23 B1 22 B2 21 B3 GND GND B4 20 19 18 17 B5 16 B6 15 B7 PARITY 14 13
24 1
OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER (3-STATE OUTPUTS)
FAST SCHOTTKY TTL
24 1
24 1
MC74FXXXAJ/BJ MC74FXXXAN/BN MC74FXXXADW/BDW Ceramic Plastic SOIC
1 T/R
2 A0
3 A1
4 A2
5 A3
6 8 7 A4 VCC A5
9 A6
10 11 12 A7 ODD/ ERROR EVEN
LOGIC SYMBOL
2 3 4 5 6 8 9 10
1 24 11
A0 A1 T/R OE EVEN/ODD B0 B1
A2
A3
A4
A5
A6
A7 PARITY ERROR 13 12
B2
B3
B4
B5
B6
B7
23
22
21
20
17
16
15
14
MC74F657A, B
Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 3.0/15 24/64 Unit V C mA mA
FUNCTION TABLE
Number of Inputs That are High OE L L L L L L T/R H H L L L L Inputs Even/Odd H L H H L L Input/Output Parity H L H L H L Error Z Z H L L H Outputs Outputs Mode Transmit Transmit Receive Receive Receive Receive
0, 2, 4, 6, 8
Number of Inputs That are High OE L L L L L L H T/R H H L L L L X
Inputs Even/Odd H L H H L L X
Input/Output Parity L H H L H L Z Error Z Z L H H L Z
Outputs Outputs Mode Transmit Transmit Receive Receive Receive Receive Z
1, 3, 5, 7
Dont Care
H = HIGH Voltage Level; L = LOW Voltage Level; X = Dont Care; Z = HIGH impedance state.
MC74F657A, B
Limits Symbol VIH VIL VIK Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage All Outputs VOH Output O t t HIGH V lt Voltage B0B7 PARITY, ERROR A0A7 VOL Output LOW Voltage B0B7 PARITY, ERROR 74 74 74 74 2.4 V 2.7 2.0 0.35 0.4 0.5 0.55 100 2.0 mA IIH Input HIGH Current B0B7, PARITY EVEN/ODD T/R, OE EVEN/ODD IIL IIH +IOZH IIL +IOZL IOZH IOZL Input LOW Current T/R, OE Off-State Current HIGH Level Voltage Applied Off-State Current LOW Level Voltage Applied Off-State Output Current, High-Level Voltage Applied Off-State Output Current, Low-Level Voltage Applied Output Short Circuit Current (Note 2) ERROR 50 An Outputs PARITY, Bn Outputs, ERROR ICCH ICC Total Supply Current ICCL ICCZ 60 100 90 106 98 150 mA 225 135 150 145 mA VCC = MAX VCC = MAX, VOUT = 0 V A0A7 B0B7 B0 B7 PARITY 40 70 A 70 50 A VCC = MAX, VOUT = 0.5 V VCC = MAX, VOUT = 0.5 V VCC = MAX, VOUT = 2.7 V 1.0 20 40 20 A 3.4 V V V A IOH = 3.0 mA 30 0.73 Parameter Min 2.0 0.8 1.2 Typ Max Unit V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V
IOH = 15 mA IOL = 24 mA IOL = 64 mA
VCC = MIN
T/R, OE, EVEN/ODD A0A7
VCC = 0 V, VIN = 7.0 V VCC = 5.5 V, VIN = 5.5 V VCC = 5.5 V, VIN = 5.5 V VCC = MAX, VIN = 2 7 V MAX 2.7
VCC = MAX, VIN = 0 5 V MAX 0.5 VCC = MAX, VOUT = 2.7 V
IOS
NOTES: 1. For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at one time, nor for more than 1 second.
MC74F657A, B
F657A AC ELECTRICAL CHARACTERISTICS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay An to Bn or Bn to An Propagation Delay An to PARITY Propagation Delay EVEN/ODD to PARITY, ERROR Propagation Delay Bn to ERROR Propagation Delay PARITY to ERROR Output Enable Time to HIGH or LOW Level Output Disable Time from HIGH or LOW Level Min 2.0 2.0 6.0 6.5 4.5 4.5 7.0 7.0 8.0 7.0 3.0 4.0 2.0 2.0 Typ Max 7.0 7.0 13 13 10.5 10.5 18 18 14 14 8.0 9.0 7.5 6.0 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 2.0 2.0 5.5 6.5 4.5 4.5 6.5 6.5 7.0 7.0 3.0 4.0 2.0 2.0 Max 7.5 7.5 14 14 11 11.5 19 19 15 15 9.0 10 8.0 6.5 Unit ns ns ns ns ns ns ns
F657B AC ELECTRICAL CHARACTERISTICS

74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay An to Bn or Bn to An Propagation Delay An to PARITY Propagation Delay EVEN/ODD to PARITY, ERROR Propagation Delay Bn to ERROR Propagation Delay PARITY to ERROR Output Enable Time to HIGH or LOW Level Output Disable Time from HIGH or LOW Level Min 2.0 2.0 4.5 4.5 2.0 2.0 4.0 4.0 5.0 5.0 2.0 2.0 2.0 2.0 Typ Max 6.0 6.0 11.5 11.5 7.5 7.5 15 15 11 11 7.0 7.0 6.0 6.0 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 2.0 2.0 4.5 4.5 2.0 2.0 3.5 3.5 4.0 4.0 2.0 2.0 2.0 2.0 Max 6.5 6.5 13 13 8.5 8.5 16 16 12 12 8.0 8.0 6.5 6.5 Unit ns ns ns ns ns ns ns
MC74F657A, B
LOGIC DIAGRAM
T/R
OE A0 A1 A2 A3 A4 A5 A6 A7 B0 B1 B2 B3 B4 B5 B6 B7
EVEN/ODD
PARITY ERROR
MC74F779 8-BIT BIDIRECTIONAL BINARY COUNTER (3-STATE)

The MC74F779 is a fully synchronous 8-stage up/down counter with multiplexed 3-state I/O ports for bus-oriented applications. All control functions (hold, count up, count down, synchronous load) are controlled by two mode pins (S0, S1). The device also features carry look-ahead for easy cascading. All state changes are initiated by the rising edge of the clock. When CET is High the data outputs are held in their current state and TC is held high. The TC output is not recommended for use as a clock or asynchronous reset due to the possibility of decoding spikes. Multiplexed 3-State I/O Ports For Bus-oriented Applications Built-In Look-Ahead Carry Capability Count Frequency 145 MHz Typ Supply Current 90 mA Typ Fully Synchronous Operation Separate Pins for Master Reset and Synchronous Reset Center Power Pins to Reduce Effects of Package Inductance See F269 for 24-Pin Separate I/O Port Version See F579 for 20-Pin Version ESD Protection > 4000 Volts PIN ASSIGNMENT
I/O0 16 CP 15 CET 14 VCC 13 TC 12 S0 11 S1 10 OE 9
16 1
8-BIT BIDIRECTIONAL BINARY COUNTER (3-STATE)

16 1
16 1
1 I/O1
2 I/O2
3 I/O3
4 GND
5 I/O4
6 I/O5
7 I/O6
8 I/O7
LOGIC SYMBOL
11 S0 14 15 9 CET CP OE 10 S1 TC 12
I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 2 3 4 5 6 7 8 9

Symbol VCC TA IOH Supply Voltage Operating Ambient Temperature Range Output Current High I/O0I/O7 TC Output Current Low I/O0I/O7 TC 74 20 Parameter 74 74 74 1.0 24 mA Min 4.5 0 Typ 5.0 25 Max 5.5 70 3.0 mA Unit V C
IOL
MC74F779
FUNCTION TABLE
S1 X X L (not LL) H L
H = High voltage level L = Low voltage level X = Dont care = Low-to-High clock transition (not LL) = S1 and S2 should never be Low voltage level at the same time in the hold mode only.
S0 X X L
CET X X X H
OE H L H X X X
CP X X I/Oa to I/Oh in Hi-Z
Operating Mode
Flip-flop outputs appear on I/O lines Parallel load all flip-flops Hold (TC held High) Count up Count Down
L H
L L

74F Symbol Parameter TC 2.7 VOH Output HIGH Voltage 2.4 I/On TC VOL VIK Output LOW Voltage I/On Input Clamp Diode Voltage I/On others IIH Input HIGH Current I/On others IIL IOZH IOZL IOS Input LOW Current OFF-State Current High-Level Voltage Applied OFF-State Current Low-Level Voltage Applied Output Short Circuit Current (Note 3) ICCH ICC Total Supply Current (total) ICCL ICCZ I/On 600 60 80 82 91 97 150 116 128 136 mA VCC = MAX mA Except I/On 70 20 0.6 70 A VCC = 5 5 V 5.5 VOUT = 0.5 V VCC = MAX, VOUT = 0 V 0.73 1.2 1.0 100 V mA A A VCC = 5 5 V 5.5 0.35 0 35 0.5 05 V 2.7 3.3 V 3.3 3.4 Min 2.5 V Typ (Note 2) Max Unit Test Conditions (Note 1) IOH= 1.0 mA VIL = MAX VIH = MIN IOH = 3.0 mA VIL= MAX VIH = MIN IOL = 20 mA IOL = 24 mA VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VIL = MAX VIH = MIN
VCC = 4.5 V, IIN = 18 mA VIN = 5.5 V VIN = 7.0 V
VCC = 5 5 V VIN = 2 7 V 5.5 V, 2.7 VCC = 5.5 V, VIN = 0.5 V VOUT = 2.7 V
mA
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating conditions for the applicable device type. 2. All typical values are at VCC = 5.0 V, TA = 25C. 3. Not more than one output should be shorted at a time.
MC74F779
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay CP to I/On Propagation Delay CP to TC Propagation Delay CET to TC Enable Time from High or Low Level Disable Time from High or Low Level Min 125 4.5 5.5 4.5 4.5 3.0 3.0 2.5 4.5 1.0 1.0 10.5 10.5 9.0 9.0 6.5 7.5 7.0 9.0 6.5 7.0 Typ Max 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 80 4.5 5.5 4.5 4.5 2.5 2.5 2.5 4.5 1.0 1.0 11 11 10 10 7.5 8.0 8.0 9.5 8.0 8.0 Max Unit MHz ns ns ns ns ns
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Set-up time, HIGH or LOW I/On to CP Hold time, HIGH or LOW I/On to CP Set-up time, HIGH or LOW CET to CP Hold time, HIGH or LOW CET to CP Set-up time, HIGH or LOW Sn to CP Hold time, HIGH or LOW Sn to CP Clock Pulse Width Min 5.0 5.0 1.0 1.0 5.0 5.5 0 0 8.0 8.0 0 0 4.0 4.0 Typ Max 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 5.0 5.0 2.0 2.0 5.0 6.0 0 0 8.5 8.5 0 0 4.0 4.0 Typ Max Unit ns ns ns ns ns ns ns
MC74F779
LOGIC DIAGRAM
S0 S1 LOAD CONTROL UP DOWN OE I/O0 CP
DETAIL A
I/O1
DETAIL A
I/O2
DETAIL A
I/O3
DETAIL A
I/O4
DETAIL A
I/O5
DETAIL A
I/O6
DETAIL A
DETAIL A I/O7 CET TC
TOGGLE DATA
CP
MR LOAD D CP Q Q
Q Q
Detail A
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document from Logic Marketing
Clock Driver Quad D Type Flip Flop
MC74F803
CLOCK DRIVER QUAD D-TYPE FLIP-FLOP WITH MATCHED PROPAGATION DELAYS
With Matched Propagation Delays

The MC74F803 is a high-speed, low-power, quad D-type flip-flop featuring separate D-type inputs, and inverting outputs with closely matched propagation delays. With a buffered clock (CP) input that is common to all flip-flops, the F803 is useful in high-frequency systems as a clock driver, providing multiple outputs that are synchronous. Because of the matched propagation delays, the duty cycles of the output waveforms in a clock driver application are symmetrical within 1.0 to 1.5 nanoseconds.
Edge-Triggered D-Type Inputs Buffered Positive Edge-Triggered Clock Matched Outputs for Synchronous Clock Driver Applications Outputs Guaranteed for Simultaneous Switching Pinout: 14-Lead Plastic (Top View)
VCC 14 NC 13 O3 12 D3 11 D2 10 O2 9 CP 8
14 1
14 1
1 GND
2 NC
3 O0
4 D0
5 D1
6 O1
7 GND
14
GUARANTEED OPERATION RANGES

Symbol VCC TA IOH IOL Parameter Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Min 4.5 0 Typ 5.0 25 Max 5.5 70 20 24 Unit V C mA mA 8
LOGIC SYMBOL
4 D0 CP O0 O1 O2 O3 5 D1 10 D2 11 D3
LOGIC DIAGRAM
D0 CP CP D Q CP D Q CP D Q CP D Q D1 D2 D3
3 VCC = PIN 14 GND = PINS 1 AND 7 NC = PINS 2 AND 13
12
O0
O1
O2
O3
11/93
Motorola, Inc. 1994
REV 3
MC74F803
FUNCTIONAL DESCRIPTION The F803 consists of four positive edge-triggered flip-flops with individual D-type inputs and inverting outputs. The buffered clock is common to all flip-flops and the following specifications allow for outputs switching simultaneously. The four flip-flops store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. The maximum frequency of the clock input is 70 megahertz, and the LOW-to-HIGH and HIGH-toLOW propagation delays of the O1 output vary by, at most, 1 nanosecond. Therefore, the device is ideal for use as a divideby-two driver for high-frequency clock signals that require symmetrical duty cycles. The difference between the LOW-toHIGH and HIGH-to-LOW propagation delays for the O0, O2, and O3 outputs vary by at most 1.5 nanoseconds. These outputs are very useful as clock drivers for circuits with less stringent requirements. In addition, the output-to-output skew is a maximum of 1.5 nanoseconds. Finally, the IOH specification at 2.5 volts is guaranteed to be at least 20 milliamps. If their inputs are identical, multiple outputs can be tied together and the IOH is commensurately increased.

Limits Symbol VIH VIL VIK VOH VOL Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Min 2.0 2.5 IIH IIL IOS ICC Input HIGH Current Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current 70 mA VCC = MAX 60 Typ 0.35 Max 0.8 1.2 0.5 20 100 0.6 150 mA mA Unit V V V V V A Test Conditions* Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 20 mA IOL = 24 mA VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V VCC = MIN VCC = 4.5 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX VCC = MAX
* Normal test conditions for this device are all four outputs switching simultaneously. Two outputs of the 74F803 can be tied together and the IOH doubles. 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges. 2. Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 0 to 70C, VCC = 5.0 V 10%, see Note 1)

CL = 50 pF Symbol fmax tPLH tPHL tPv tps O1 tps O0, O2, O3 tos trise, tfall O1 trise, tfall O0, O2, O3 Maximum Clock Frequency Propagation Delay CP to On Propagation Delay CP to On Variation (see Note 3) Propagation Delay Skew |tPLH Actual tPHL Actual| for O1 Only Propagation Delay Skew |tPLH Actual tPHL Actual| for O0, O2, O3 Output to Output Skew (see Note 2) |tp On tp Om| Rise/Fall Time for O1 (0.8 to 2.0 V) Rise/Fall Time for O0, O2, O3 (0.8 to 2.0 V) Parameter Min 70 3.0 Max 7.5 3.0 1.0 1.5 1.5 3.0 3.5 CL = 100 pF Min 50 3.0 Max 10 4.0 2.0 2.0 2.5 4.0 4.5 Unit MHz ns ns ns ns ns ns ns
1. The test conditions used are all four outputs switching simultaneously. The AC characteristics described above (except for O1) are also guaranteed when two outputs are tied together. 2. Where tp On and tp Om are the actual propagation delays (any combination of high or low) for two separate outputs from a given high transition of CP. 3. For a given set of conditions (i.e., capacitive load, temperature, VCC, and number of outputs switching simultaneously) the variation from device to device is guaranteed to be less than or equal to the maximum.
MOTOROLA 299
TIMING SOLUTIONS BR1333 REV 4
MC74F803
AC OPERATING REQUIREMENTS (TA = 0 to 70C, VCC = 5.0 V 10%)
CL = 50 pF Symbol ts(H) ts(L) tf th(H) th(L) tw(H) tw(L) Setup Time, HIGH or LOW Dn to CP tp + ts (see Note) Hold Time, HIGH or LOW Dn to CP CP Pulse Width HIGH or LOW Parameter Min 3.0 3.0 2.0 2.0 7.0 6.0 Max 9.0 CL = 100 pF Min 4.0 4.0 2.0 2.0 8.0 8.0 Max 12 Unit ns ns ns ns
The combination of the setup time (ts) requirement and maximum propagation delay (tp) are guaranteed to be within this limit for all conditions.
APPLICATION NOTE
The closely matched outputs of the MC74F803 provide an ideal interface for the clock input of Motorolas high-frequency microprocessors.
74F803 INTERFACE AS CLOCK TO MC68020 SYSTEM
MC68020/MC68030 E1 CLK
VCC 33CLK1 14 MC74F803 4 5 10 74F04 1 2 11 1 D0 D1 D2 D3 CP 8 33CLK CLK 66 MHz O0 O1 O2 O3 3 6 9 33CLK2 (40 mA OUTPUT DRIVE) 12 7 RT C2 MC68881/MC68882 CLK VCC RU
MOTOROLA 300
MC74F803
OUTLINE DIMENSIONS
J SUFFIX CERAMIC PACKAGE CASE 632-08
8
-A14
-B1 7
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY. 5. 632-01 THRU -07 OBSOLETE, NEW STANDARD 632-08. DIM A B C D F G J K L M N MILLIMETERS MIN MAX 19.05 19.94 7.11 6.23 5.08 3.94 0.50 0.39 1.65 1.40 2.54 BSC 0.38 0.21 4.31 3.18 7.62 BSC 15 0 1.01 0.51 INCHES MIN MAX 0.750 0.785 0.245 0.280 0.155 0.200 0.015 0.020 0.055 0.065 0.100 BSC 0.008 0.015 0.125 0.170 0.300 BSC 15 0 0.020 0.040
-TSEATING PLANE
K F G D 14 PL 0.25 (0.010)
M
N T A
S
M J 14 PL 0.25 (0.010)
M
T B
N SUFFIX PLASTIC PACKAGE CASE 646-06

14 8
B
1 7
NOTES: 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 4. ROUNDED CORNERS OPTIONAL. 5. 646-05 OBSOLETE, NEW STANDARD 646-06. DIM A B C D F G H J K L M N MILLIMETERS MIN MAX 18.16 19.56 6.10 6.60 3.69 4.69 0.38 0.53 1.02 1.78 2.54 BSC 1.32 2.41 0.20 0.38 2.92 3.43 7.62 BSC 0 10 0.39 1.01 INCHES MIN MAX 0.715 0.770 0.240 0.260 0.145 0.185 0.015 0.021 0.040 0.070 0.100 BSC 0.052 0.095 0.008 0.015 0.115 0.135 0.300 BSC 0 10 0.015 0.039
A F C N H G D
SEATING PLANE
NOTE 4
J K M
D SUFFIX SOIC PACKAGE CASE 751A-02

-A14 8
-B1 7
P
7 PL
0.25 (0.010)
NOTES: 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE. 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 3. CONTROLLING DIMENSION: MILLIMETER. 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 6. 751A-01 IS OBSOLETE, NEW STANDARD 751A-02. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 8.55 8.75 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0 7 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.337 0.344 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 7 0 0.229 0.244 0.010 0.019
C
SEATING PLANE
R X 45
D 14 PL 0.25 (0.010)
M
K T B
S
MOTOROLA 301
CODELINE TO BE PLACED HERE
*MC74F803/D*
MC74F803/D TIMING SOLUTIONS BR1333 REV 4
MC74F803
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters can and do vary in different applications. All operating parameters, including Typicals must be validated for each customer application by customers technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
Literature Distribution Centers: USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan. ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, ASIA-PACIFIC: Tai Po, N.T., Hong Kong.
MOTOROLA 302
10-BIT BUFFERS/LINE DRIVERS (WITH 3-STATE OUTPUTS)

The MC54/74F827 and MC54/74F828 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility. The F827 and F828 are functionally and pin compatible to AMDs 29827 and 29828. The F828 is an inverting version of the F827. 3-State Outputs Drive Memory Address, Bus and Clock Lines Outputs Sink 64 mA 15 mA Source Current Flow Through Pinout Architecture for Microprocessor Oriented Applications CONNECTION DIAGRAMS (TOP VIEW)
VCC O0 24 23 O1 22 O2 21 O3 20 O4 19 O5 18 O6 17 O7 16 O8 15 O9 OE2 14 13
24
MC54/74F827 MC54/74F828
10-BIT BUFFERS/LINE DRIVERS (WITH 3-STATE OUTPUTS)

FAST SCHOTTKY TTL
24 1
F827
1 OE1
2 D0
3 D1 O1 22
4 D2 O2 21
5 D3 O3 20
6 D4 O4 19
7 D5 O5 18
8 D6 O6 17
9 D7 O7 16
10 D8 O8 15
11 12 D9 GND O9 OE2 14 13
24 1
VCC O0 24 23
F828
LOGIC SYMBOL
1 OE1 2 D0 3 D1 4 D2 5 D3 6 D4 7 D5 8 D6 9 D7 10 D8 11 12 D9 GND 1 13
F827
2 3 4 5 6 7 8 9 10 11
LOGIC DIAGRAM
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 OE1 OE2 O0 O1 O2 O3 O4 O5 O6 O7 O8 O9 23 22 21 20 19 18 17 16 15 14
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
F828
2 3 4 5 6 OE1 OE2 O9 O8 O7 O6 O5 O4 O3 O2 O1 O0 1 13 7 8 9 10 11
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 OE1 OE2 O0 O1 O2 O3 O4 O5 O6 O7 O8 O9 23 22 21 20 19 18 17 16 15 14
MC54/74F827 MC54/74F828
Symbol VCC TA Supply Voltage* Operating Ambient g Temperature Range Output Current High 74 54 IOL Output Current Low 74 15 48 64 mA Parameter 54, 74 54 74 54 IOH Min 4.5 55 0 Typ 5.0 25 25 Max 5.5 125 70 12 mA Unit V C
FUNCTION TABLE
Inputs Outputs On OE L L H Dn H L X F827 H L Z F828 L H Z Function Transparent Transparent High Z
MC54/74F827 MC54/74F828
Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54 74 VOH Output HIGH Voltage 54, 74 74 54 VOL IOZH IOZL IIH IIL IOS ICCH Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current Input LOW Current Output Short Circuit Current (Note 2) Power Supply Current y HIGH Power Supply Current y LOW Power Supply Current OFF F828 70 mA F827 F828 F827 F828 F827 ICCZ 100 100 20 225 70 45 100 85 90 0.55 50 50 20 V A A A A A mA mA Outputs HIGH mA mA Outputs LOW mA mA Outputs OFF VCC = MAX VCC = MAX VCC = MAX 2.4 2.7 0.55 V V V Min 2.0 2.0 2.0 Typ Max 0.8 1.2 Unit V V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = 18 mA IOH = 12 mA IOH = 15 mA IOH = 3.0 mA IOH = 3.0 mA IOL = 48 mA IOL = 64 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VIN = 0.5 V VOUT = 0 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = 0 V VCC = MAX VCC = MAX VCC = MIN VCC = MIN
ICCL
AC CHARACTERISTICS
54/74F TA = +25C +25 C VCC = +5.0 V CL = 50 pF F Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay, g y, Data to Output Output Enable Time F827 Min 2.0 2.0 3.5 4.0 2.0 Output Disable Time Propagation Delay, g y, Data to Output Output Enable Time F828 1.5 2.0 1.0 3.5 4.0 2.0 Output Disable Time 1.5 Max 8.5 8.5 9.5 9.0 8.0 8.0 9.0 8.0 9.5 9.0 8.5 7.0 54F TA = 55C to +125 C 55 C +125C VCC = 5.0 V 10% CL = 50 pF F Min 2.0 2.0 3.5 4.0 2.0 1.5 2.0 1.0 3.5 4.0 2.0 1.5 Max 10 10 11 10.5 9.5 9.5 11 10 11 10.5 10 9.0 74F TA = 0C to 70 C 0 C 70C VCC = 5.0 V 10% CL = 50 pF F Min 2.0 2.0 3.5 4.0 2.0 1.5 2.0 1.0 3.5 4.0 2.0 1.5 Max 9.0 9.0 10 9.5 8.5 8.5 10 9.0 10 9.5 9.0 8.0 ns ns ns ns ns ns Unit
MC74F1245 OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE INPUTS/OUTPUTS

The MC74F1245 contains eight noninverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 24 mA at the A ports and 64 mA at the B ports. The Transmit/ Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a high-Z condition. Noninverting Buffers Bidirectional Data Path B Outputs Sink 64 mA High Impedance Inputs for Reduced Loading Same Function and Pinout as the F245 ESD Protection > 4000 Volts PIN ASSIGNMENT
VCC OE 20 19 B0 18 B1 17 B2 16 B3 15 B4 14 B5 13 B6 12 B7 11
20 1
OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE INPUTS/OUTPUTS

FAST SCHOTTKY TTL
20 1
20 1
1 T/R
2 A0
3 A1
4 A2
5 A3
6 A4
7 A5
8 A6
9 A7
10 GND
LOGIC SYMBOL
2 3 4 5 6 7 8 9
MC74FXXXXJ Ceramic MC74FXXXXN Plastic MC74FXXXXDW SOIC
A0 A1 A2 A3 A4 A5 A6 A7 19 1 OE T/R B0 B1 B2 B3 B4 B5 B6 B7 18 17 16 15 14 13 12 11

Symbol VCC TA IOH IOL IOH IOL Parameter DC Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Output Current High Output Current Low An Outputs An Outputs Bn Outputs Bn Outputs 74 74 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 3.0 24 15 64 Unit V C mA mA mA mA
MC74F1245
FUNCTION TABLE Inputs OE L L H T/R L H X An A=B Inputs Z Inputs/Outputs Bn Inputs B=A Z
H = HIGH voltage level: L = LOW voltage level: X = Dont care: Z = HIGH impedance off state.
LOGIC DIAGRAM
A0 2 A1 3 A2 4 A3 5 A4 6 A5 7 A6 8 A7 9
19 OE
T/R
1 18 B0 17 B1 16 B2 B3 15 B4 14 13 B5 12 B6 11 B7
MC74F1245
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 74 Output HIGH Voltage An Outputs 74 74 VOH Output HIGH Voltage Bn Outputs 74 74 VOL VOL IOZH IOZL Output LOW Voltage An Outputs Output LOW Voltage Bn Outputs Output Off Current HIGH Output Off Current LOW OE, T/R Inputs IIH Input HIGH Current An, Bn Inputs OE, T/R Inputs Bn Inputs IIHH IIL Input HIGH Current Input LOW Current An, Bn Inputs Output Short Circuit Current (Note 2) An Outputs Bn Outputs ICCH ICC Power Supply Current ICCL ICCZ 60 100 70 150 225 120 120 130 mA VCC = MAX An Inputs OE, T/R Inputs 74 74 Min 2.0 2.4 2.7 2.4 2.7 2.0 Typ 0.73 3.3 3.3 3.4 3.4 0.35 Max 0.8 1.2 0.5 0.55 70 70 40 70 100 1.0 2.0 40 Unit V V V V V V V V V V A A A A A mA mA A A mA mA VCC = MAX, VOUT = GND MAX IOH = 3.0 mA 30 IOH = 15 mA IOL = 24 mA IOL = 64 mA VCC = MAX IOH = 3.0 mA 30 Test Conditions (Note 1) Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = 4.75 V VCC = 4.5 V VCC = MIN VOUT = 2.7 V
VCC = MAX, VOUT = 0.5 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 2.7 V VCC = 0 V, VIN = 7.0 V VCC = 0 V, VIN = 5.5 V VCC = 0 V, VIN = 5.5 V VCC = MAX, VIN = 0 5 V MAX 0.5
IOS
74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay Transparent Mode An to Bn or Bn to An Output Enable Time Output Disable Time Min 2.0 2.5 3.0 4.0 2.0 1.0 Max 6.5 7.5 8.0 10.0 8.0 10.0 74F TA = 0C to +70C VCC = +5.0 V 10% CL = 50 pF Min 1.5 2.0 2.5 3.5 1.5 1.0 Max 7.0 8.0 9.0 11.0 9.0 11.0 Unit ns ns ns
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document from Logic Marketing
Advance Information Clock Driver Quad D Type Flip Flop
MC74F1803
CLOCK DRIVER QUAD D-TYPE FLIP-FLOP WITH MATCHED PROPAGATION DELAYS
With Matched Propagation Delays

The MC74F1803 is a high-speed, low-power, quad D-type flip-flop featuring separate D-type inputs and inverting outputs with closely matched propagation delays. With a buffered clock (CP) input that is common to all flipflops, the MC74F1803 is useful in high-frequency systems as a clock driver, providing multiple outputs that are synchronous. Because of the matched propagation delays, the duty cycles of the output waveforms in a clock driver application are symmetrical within 2.0 nanoseconds.
Edge-Triggered D-Type Inputs Buffered Positive Edge-Triggered Clock Matched Outputs for Synchronous Clock Driver Applications Outputs Guaranteed for Simultaneous Switching Pinout: 14-Lead Plastic (Top View)
VCC 14 NC 13 O3 12 D3 11 D2 10 O2 9 CP 8
14 1
14 1
1 GND
2 NC
3 O0
4 D0
5 D1
6 O1
7 GND
LOGIC SYMBOL
4 D0 5 D1 10 D2 11 D3
LOGIC DIAGRAM
8 D0 D1 D2 D3 O0 CP CP D Q CP D Q CP D Q CP D Q 3 VCC = PIN 14 GND = PINS 1 AND 7 NC = PINS 2 AND 13 6 9 12 O1 O2 O3 CP
O0
O1
O2
O3
VCC = Pin 14; GND = Pins 1,7; NC = Pins 2, 13 NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays
This document contains information on a new product. Specifications and information herein are subject to change without notice.
11/93
Motorola, Inc. 1994
REV 3
MC74F1803
The MC74F1803 consists of four positive edge-triggered flip-flops with individual D-type inputs and inverting outputs. The buffered clock is common to all flip-flops and the following specifications allow for outputs switching simultaneously. The four flip-flops store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. The maximum frequency of the clock input is 70 megahertz and the LOW-to-HIGH and HIGH-to-LOW GUARANTEED OPERATION RANGES
Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter Min 4.5 0 Typ 5.0 25 Max 5.5 70 20 24 Unit V C mA mA
propagation delays of the On output vary by at most, 2.0 nanoseconds. Therefore, the device is ideal for use as a divide-by-two driver for high-frequency clock signals that require symmetrical duty cycles. In addition, the output-to-output skew is a maximum of 2.0 nanoseconds. Finally, the IOH specification at 2.5 volts is guaranteed to be at least 20 milli-amps. If their inputs are identical, multiple outputs can be tied together and the IOH is commensurately increased.

Limits Symbol VIH VIL VIK VOH VOL IIH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage An Outputs Output LOW Voltage An Outputs Input HIGH Current 74 74 Min 2.0 2.5 IIL IOS ICC Input LOW Current Output Short Circuit Current 3 Power Supply Current 60 Typ 0.35 Max 0.8 1.2 0.5 20 100 0.6 150 70 Unit V V V V V A A mA mA mA Test Conditions 1,2 Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage VCC = MIN, IIN = 18 mA IOH = 20 mA IOL = 24 mA VCC =4.5 V VCC = MIN
1 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2 Normal test conditions for this device are all four outputs switching simultaneously. Two outputs of the MC74F1803 can be tied together and the IOH doubles. 3 Not more than one output should be shorted at a time, nor for more than 1 second.
AC OPERATING REQUIREMENTS (TA = 0C to +70C: VCC = +5.0 V 10%: RL = 500 )

CL = 50 pF Symbol ts(H) ts(L) tf th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW: Dn to CP tp + ts 1 Hold Time, HIGH or LOW: Dn to CP Cp Pulse Width HIGH or LOW Min 3.0 3.0 2.0 2.0 7.0 6.0 Max 9.0 Unit ns ns ns ns
MOTOROLA 310
MC74F1803
1 The combination of the setup time (ts) requirement and maximum propagation delay (tp) are guaranteed to be within this limit for all conditions.
MOTOROLA 311
MC74F1803
AC ELECTRICAL CHARACTERISTICS (TA = 0C to +70C: VCC = +5.0 V 10%: RL = 500 ) 1
CL = 50 pF Symbol fmax tPLH tPHL tPv tps O0, O1, O2, O3, tos trise, tfall O1, trise, tfall O0, O2, O3, Maximum Clock Frequency Propagation Delay CP to On Propagation Delay CP to On Variation Propagation Delay Skew |tPLH Actual tPHL Actual| for O0, O1, O2, O3 Output to Output Skew 2 |tp On tp Om| Rise/Fall Time for O1 (0.8 to 2.0 V) Rise/Fall Time for O1, O2, O3, (0.8 to 2.0 V) Parameter Min 70 3.0 Max 7.5 3.0 2.0 2.0 3.0 3.5 Unit MHz ns ns ns ns ns ns
1 The test conditions used are all four outputs switching simultaneously. The AC characteristics described above are also guaranteed when two outputs are tied together. 2 Where tp On and tp Om are the actual propagation delays (any combination of high or low) for two separate outputs from a given high transition of CP. 3 For a given set of conditions (i.e., capacitive load, temperature, VCC, and number of outputs switching simultaneously) the variation from device to device is guaranteed to be less than or equal to the maximum.
TYPICAL MC74F1803 APPLICATION VCC
33 MHz Clock 14 4 5 10 74F04 1 11 2 1 CP 8

CLK
D0 D1 MC74F1803 D2 D3
O0 O1 O2 O3
3 6 9 12 7 33 MHz Clock 33 MHz Clock (40 mA Output Drive)
66 MHz
MOTOROLA 312
MC74F1803
OUTLINE DIMENSIONS
N SUFFIX PLASTIC PACKAGE CASE 646-06
14 8
B
1 7
NOTES: 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 4. ROUNDED CORNERS OPTIONAL. 5. 646-05 OBSOLETE, NEW STANDARD 646-06. DIM A B C D F G H J K L M N MILLIMETERS MIN MAX 18.16 19.56 6.10 6.60 3.69 4.69 0.38 0.53 1.02 1.78 2.54 BSC 1.32 2.41 0.20 0.38 2.92 3.43 7.62 10 0 BSC 0.39 1.01 INCHES MIN MAX 0.715 0.770 0.240 0.260 0.145 0.185 0.015 0.021 0.040 0.070 0.100 BSC 0.052 0.095 0.008 0.015 0.115 0.135 0.300 BSC 0 10 0.015 0.039
A F C N H G D
SEATING PLANE
NOTE 4
J K M
D SUFFIX SOIC PACKAGE CASE 751A-02

-A14 8
-B1 7
P
7 PL
0.25 (0.010)
C
SEATING PLANE
R X 45
D 14 PL 0.25 (0.010)
M
K T B
S
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters can and do vary in different applications. All operating parameters, including Typicals must be validated for each customer application by customers technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
MOTOROLA 313
CODELINE TO BE PLACED HERE
*MC74F1803/D*
MC74F1803/D TIMING SOLUTIONS BR1333 REV 4
MC74F1803
Literature Distribution Centers: USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan. ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, ASIA-PACIFIC: Tai Po, N.T., Hong Kong.
MOTOROLA 314
MC74F3893A QUAD FUTUREBUS BACKPLANE TRANSCEIVER (3 STATE + OPEN COLLECTOR)

The MC74F3893A is a quad backplane transceiver and is intended to be used in very high speed bus systems. The MC74F3893A interfaces to Backplane Transceiver Logic (BTL). BTL features a reduced (1 V) voltage swing for lower power consumption and a series diode on the drivers to reduce capacitive loading (< 5 pF). Incident wave switching is employed, therefore BTL propagation delays are short. Although the voltage swing is much less for BTL, so is its receiver threshold region, therefore noise margins are excellent. BTL offers low power consumption, low ground bounce, reduced EMI and crosstalk, low capacitive loading, superior noise margin and short propagation delays. This results in a high bandwidth, reliable backplane. The MC74F3893A has four TTL outputs (Rn) on the receiver side with a common Receive Enable input (RE). It has four data inputs (Dn) which are also TTL. These data inputs are NANDed with the Data Enable input (DE). The four I/O pins (Bus side) are futurebus compatible, sink a minimum of 100 mA, and are designed to drive heavily loaded backplanes with load impedances as low as 10 ohms. All outputs are designed to be glitch-free during power up and power down. Quad Backplane Transceiver Drives Heavily Loaded Backplanes with Equivalent Load Impedances Down to 10 ohms Futurebus Drivers Sink 100 mA Reduced Voltage Swing (1 Volt) Produces Less Noise and Reduces Power Consumption High Speed Operation Enhances Performance of Backplane Buses and Facilitates Incident Wave Switching Compatible with IEEE 896 and IEEE 1194.1 Futurebus Standards Built-In Precision Band-Gap (BG) Reference Provides Accurate Receiver Threshold and Improved Noise Immunity Glitch-Free Power Up/Power Down Operation On All Outputs Pin and Function Compatible with NSC DS3893A and Signetics 74F3893 Separate Bus Ground Returns for Each Driver to Minimize Ground Noise MOS and TTL Compatible High Impedance Inputs PINOUT: 20-LEAD PLCC (TOP VIEW)
I/O0 18 BUS GND BG GND VCC D0 R0 19 20 1 2 3 4 D1 5 6 7 D2 8 R2 BUS I/O1 GND 17 16 I/O2 15 I/O3 14 13 12 11 10 9 BUS GND RE DE R3 D3
QUAD FUTUREBUS BACKPLANE TRANSCEIVER (3 STATE + OPEN COLLECTOR)

FAST SCHOTTKY TTL
19 3 4
FN SUFFIX PLASTIC CASE 775-02
MC74FXXXXAFN Plastic
LOGIC SYMBOL 2
11 12 DE D0
4
D1
7
D2
9
D3
RE I/O0 I/O1 I/O2 I/O3 R0 R1
R2 R3
18
17
15
14
8 10
R1 LOGIC GND
MC74F3893A
LOGIC DIAGRAM
D0 2 18 I/O0
R0
D1
17
I/O1
5 R1 12 D2 7 15 RE I/O2
R2
D3
14
I/O3
R3 DE
10 11
VCC = PIN 1: LOGIC GND = PIN 6 BUS GND = PIN 13,16, 19: BG GND = PIN 20
FUNCTION TABLE
Inputs DE H H H L L L RE L L H H L L Dn L H L H X X Input/Output I/On H L Dn H H L Outputs Rn L H Z Z L H Operating Mode Transmit to Bus Receiver 3-State, Transmit to Bus Receive, I/On = Inputs
H = HIGH voltage level: L = LOW voltage level: X = Dont care: Z = HIGH impedance Off state.
RECOMMENDED OPERATING CONDITIONS

Limits Symbol VCC VIH VIL IIK VTH IOH IOL TA Supply Voltage High-Level Input Voltage Low-Level Input Voltage Input Clamp Current Bus Input Threshold Output Current High Output Current Low Operating Ambient Temperature Range I/On Only Rn Only Dn, DE RE DE, Parameter Min 4.5 2.0 1.475 0 Typ 5.0 1.550 Max 5.5 0.8 18 1.625 3.0 100 70 Unit V V V mA V mA mA C
MC74F3893A
DC CHARACTERISTICS (Over Recommended Operating Free-Air Temperature Range Unless otherwise specified)
Limits Symbol VOH Parameter High-Level Output Voltage Rn Min 2.5 Typ (2) Max Unit V Test Conditions (Note 1) VCC = MIN: VIL = 1.3 V; RE = 0.8 V: IOH = MAX VCC = MAX: DN = DE = 0.8 V: VT = 2.0 V: RT = 10: RE = 2.0 V IOH = MAX VCC = MIN: VIN = 1.8 V; RE = 0.8 V: IOL = 6.0 mA Dn = DE = VIH: IOL = 100 mA Dn = DE = VIH: IOL = 80 mA V 250 Rn 80 0.73 55 3.2 1.2 100 20 100 100 200 500 100 20 20 200 80 mA mA A A VCC = MAX: VI = 0.5V: DE = 4 5 V 4.5 Dn = 4.5 V V A A A VCC = MAX or 0 V: DN = DE = 0 8 V: 0.8 RE = 2.0 V VCC = MIN, II = IIK VCC = MAX: VI = 7.0 V: DE = RE = Dn = VCC VCC = MAX: DE = RE = Dn = 2.5 V VCC = 0 V: DN = DE = 0.8 V: I/On = 1.2 V: RE = 0 V: I/On = 1.0 mA I/On = 10 mA
VOHB
High-Level Output Bus Voltage
I/On
1.9
VOL VOLB
Output LOW Voltage
Rn I/On
0.75
0.35 1.0 1.0
0.5 1.2
Low Level Output Bus Voltage
V 0.75 1.1 2.9
VOCB VIK II IIH IIHB
Driver Output Positive Clamp Voltage Input Clamp Diode Voltage
I/On
Input Current at Maximum Input Voltage High Level Input Current High-Level I/O Bus Current (Power Off) Dn, RE, DE I/On RE
IIL
Low-Level Input Current
Dn DE
IILB IOZH IOZL IOS ICC
Low-Level I/O Bus Current (Power On) Off-State Output Current, HighLevel Voltage Applied Off-State Output Current, Low-Level Voltage Applied Output Short Circuit Current (Note 3) Supply Current (Total )
I/On
VCC = MAX: Dn = DE = 0.8 V: I/On = 0.75 V : RE = 0 V: VO = 2.5V: RE = 2.0 V VCC = MAX: VO = 0.5 V: RE = 2.0 V Dn = 1.2 V: VO = 0 V: RE = 0.8 V VCC = MAX: (RE = VIH or VIL) VCC = MAX:
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. All typical values are at VCC = 5.0 V, TA = + 25C. 3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.
MC74F3893A
AC ELECTRICAL CHARACTERISTICS for Receiver and Receiver Enable
74F TA = +25C VCC=+5.0V, VT=+2.0V CD = 30 pF RT = 10 Symbol tPLH tPHL tPLH tPHL tTLH tTHL tDskew Parameter Propagation Delay Dn to I/On Propagation Delay DE to I/On Dn to I/On Transition Time 10% to 90%, 90% to 10% Skew Between Receivers in Same Package Min Typ 1.0 Max 74F TA = 0C to +70C VCC=+5.0V 10%,VT=+2.0V CD = 30 pF RT = 10 Min 1.0 1.0 1.0 1.0 1.0 1.0 Max 7.0 7.0 7.0 7.0 5.0 5.0 Unit ns ns ns ns
AC ELECTRICAL CHARACTERISTICS for Receiver

74F TA = +25C VCC=+5.0V CL = 50 pF RL = 1.0K Symbol tPLH tPHL tDskew Parameter Propagation Delay I/On to Rn Skew Between Receivers in Same Package Min Typ 1.0 Max 74F TA = 0C to +70C VCC=+5.0V 10% CL = 50 pF RL = 1.0K Min 2.0 2.0 Max 8.0 8.0 Unit ns ns
AC ELECTRICAL CHARACTERISTICS for Receiver Enable

74F TA = +25C VCC=+5.0V CL = 50 pF RL = 500 Symbol tPZH tPZL tPHZ tPLZ Parameter Output Enable to High or Low Level RE to Rn Output Disable From High or Low Level RE to Rn Min Typ Max 74F TA = 0C to +70C VCC=+5.0V 10% CL = 50 pF RL = 500 Min 2.0 2.0 1.0 1.0 Max 12.0 12.0 8.0 8.0 Unit ns ns
FAST AND LS TTL
LS Data Sheets
LS Data Sheets
SN54/74LS00 QUAD 2-INPUT NAND GATE

ESD > 3500 Volts

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY

14 1
14 1
14 1
SN54LSXXJ SN74LSXXN SN74LSXXD Ceramic Plastic SOIC

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 0.4 4.0 8.0 Unit V C mA mA
SN54/74LS00
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH Total, Output LOW
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
Min 2.0
Typ
Max
Unit V
Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
0.7 V 0.8 0.65 2.5 2.7 3.5 3.5 0.25 0.35 0.4 0.5 20 1.5 V V V V V A mA mA mA
IIH IIL IOS ICC
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX
0.4 20 100 1.6 4.4
mA
AC CHARACTERISTICS (TA = 25C)

Limits Symbol tPLH tPHL Parameter Turn-Off Delay, Input to Output Turn-On Delay, Input to Output Min Typ 9.0 10 Max 15 15 Unit ns ns Test Conditions VCC = 5.0 V CL = 15 pF

ESD > 3500 Volts

VCC 14 13 * * * 12 11 10 * J SUFFIX CERAMIC CASE 632-08 5 6 7 GND * OPEN COLLECTOR OUTPUTS N SUFFIX PLASTIC CASE 646-06
1 14 1
LOW POWER SCHOTTKY

9 8
14
14 1

Symbol VCC TA VOH IOL Supply Voltage Operating Ambient Temperature Range Output Voltage High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 5.5 4.0 8.0 Unit V C V mA
SN54/74LS01
Limits Symbol VIH VIL VIK IOH VOL Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Current Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Power Supply Current Total, Output HIGH Total, Output LOW 0.4 1.6 4.4 0.35 0.5 20 IIH IIL ICC V A mA mA 54, 74 54, 74 0.25 0.65 0.8 1.5 100 0.4 V A V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX
mA

Limits Symbol tPLH tPHL Parameter Turn-Off Delay, Input to Output Turn-On Delay, Input to Output Min Typ 17 15 Max 32 28 Unit ns ns Test Conditions VCC = 5.0 V CL = 15 pF, RL = 2.0 k
SN54/74LS02 QUAD 2-INPUT NOR GATE
QUAD 2-INPUT NOR GATE

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS02
Min 2.0
Typ
Max
Unit V
0.7 V 0.8 0.65 2.5 2.7 3.5 3.5 0.25 0.35 0.4 0.5 20 1.5 V V V V V A mA mA mA
IIH IIL IOS ICC
0.4 20 100 3.2 5.4
mA

Limits Symbol tPLH tPHL Parameter Turn-Off Delay, Input to Output Turn-On Delay, Input to Output Min Typ 10 10 Max 15 15 Unit ns ns Test Conditions VCC = 5.0 V CL = 15 pF

ESD > 3500 Volts

VCC 14 13 12 * 11 10 9 * 8
LOW POWER SCHOTTKY
* 1 2 3 4 5 6
* 7 GND
14 1
* OPEN COLLECTOR OUTPUTS N SUFFIX PLASTIC CASE 646-06

1
14
14 1

SN54/74LS03
mA

SN54/74LS04 HEX INVERTER
HEX INVERTER
VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS04
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH Total, Output LOW 20 0.4 100 2.4 6.6 0.35 0.5 20 IIH IIL IOS ICC V A mA mA mA 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
mA

SN54/74LS05 HEX INVERTER
HEX INVERTER
VCC 14 13 12 * 11 10 * 9 * 8
LOW POWER SCHOTTKY
* 1 2 3
* 4 5
* 6 7 GND
14 1
* OPEN COLLECTOR OUTPUTS
14 1
14 1

SN54/74LS05
mA

SN54/74LS08 QUAD 2-INPUT AND GATE

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS08
Min 2.0
Typ
Max
Unit V
0.7 V 0.8 0.65 2.5 2.7 3.5 3.5 0.25 0.35 0.4 0.5 20 1.5 V V V V V A mA mA mA
IIH IIL IOS ICC
0.4 20 100 4.8 8.8
mA

SN54/74LS09 QUAD 2-INPUT AND GATE

VCC 14 13 12 * 11 10 9 * 8
LOW POWER SCHOTTKY
* 1 2 3 4 5 6
* 7 GND
14 1
14 1
14 1

SN54/74LS09
mA

SN54/74LS10 TRIPLE 3-INPUT NAND GATE

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS10
mA

SN54/74LS11 TRIPLE 3-INPUT AND GATE

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS11
mA

SN54/74LS12 TRIPLE 3-INPUT NAND GATE

VCC 14 13 * 12 11 10 9 * * J SUFFIX CERAMIC CASE 632-08
14 1
LOW POWER SCHOTTKY

8
7 GND
14 1
14 1

SN54/74LS12
mA

SCHMITT TRIGGERS DUAL GATE/HEX INVERTER

The SN54LS / 74LS13 and SN54LS / 74LS14 contain logic gates / inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional inverters. Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. LOGIC AND CONNECTION DIAGRAMS
VCC 14 13 SN54 / 74LS13 12 11 10 9 8
SN54/74LS13 SN54/74LS14
SCHMITT TRIGGERS DUAL GATE/ HEX INVERTER

LOW POWER SCHOTTKY

14 1
14 1
7 GND
14 1
VCC 14 13
SN54 / 74LS14 12 11 10 9 8
7 GND

SN54/74LS13 SN54/74LS14
Limits Symbol VT+ VT VT+ VT VIK VOH Parameter Positive-Going Threshold Voltage Negative-Going Threshold Voltage Hysteresis Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL IT+ IT IIH IIL IOS Output LOW Voltage 74 Input Current at Positive-Going Threshold Input Current at Negative-Going Threshold Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current LS13 Total, Output T t l O t t HIGH ICC Total, Total Output LOW LS14 LS13 LS14 2.9 8.6 4.1 12 6.0 16 7.0 21 mA VCC = MAX 20 0.4 100 0.35 0.14 0.18 1.0 20 0.5 V mA mA A mA mA mA 2.7 3.4 0.25 0.4 V V 2.5 Min 1.5 0.6 0.4 0.8 0.65 3.4 1.5 Typ Max 2.0 1.1 Unit V V V V V Test Conditions VCC = 5.0 V VCC = 5.0 V VCC = 5.0 V VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 400 A VIN = VIL MIN A, VCC = MIN, IOL = 4.0 mA, VIN = 2.0 V VCC = MIN, IOL = 8.0 mA, VIN = 2.0 V VCC = 5.0 V, VIN = VT+ VCC = 5.0 V, VIN = VT VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX, VOUT = 0 V

Max Symbol tPLH tPHL Parameter Propagation Delay, Input to Output Propagation Delay, Input to Output LS13 22 27 LS14 22 22 Unit ns ns Test Conditions VCC = 5.0 V CL = 15 pF
3V VIN 0V tPHL tPLH 1.6 V 0.8 V
VOUT
1.3 V
1.3 V
Figure 1. AC Waveforms
SN54/74LS13 SN54/74LS14
5 V O , OUTPUT VOLTAGE (VOLTS) 4
VCC = 5 V TA = 25C
0.4
0.95 1.2 VIN, INPUT VOLTAGE (VOLTS)
1.8
Figure 2. VIN versus VOUT Transfer Function
2 V T , THRESHOLD VOLTAGE (VOLTS) V T, HYSTERESIS (VOLTS)
TA = 25C VT+
1.6
1.2 VT 0.8 VT
0.4
0 4.5
4.75 5 5.25 VCC, POWER SUPPLY VOLTAGE (VOLTS)
5.5
Figure 3. Threshold Voltage and Hysteresis versus Power Supply Voltage
1.9 V T , THRESHOLD VOLTAGE (VOLTS) V T, HYSTERESIS (VOLTS) 1.7 1.5 1.3 1.1 0.9 0.7 55 VT VT 0 25 75 TA, AMBIENT TEMPERATURE (C) VT+
125
Figure 4. Threshold Voltage Hysteresis versus Temperature
SN54/74LS15 TRIPLE 3-INPUT AND GATE

VCC 14 13 * 12 11 10 9 * * J SUFFIX CERAMIC CASE 632-08
14 1
LOW POWER SCHOTTKY

8
7 GND
14 1
14 1

SN54/74LS15
mA

SN54/74LS20 DUAL 4-INPUT NAND GATE

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS20
mA

SN54/74LS21 DUAL 4-INPUT AND GATE

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS21
mA

SN54/74LS22 DUAL 4-INPUT NAND GATE

VCC 14 13 12 11 10 9 * 8
LOW POWER SCHOTTKY
* 1 2 3 4 5 6 7 GND * OPEN COLLECTOR OUTPUTS

14 1
14 1
14 1

Symbol VCC TA VOH IOL Supply Voltage Operating Ambient Temperature Range Output Voltage High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 55 4.0 8.0 Unit V C V mA
SN54/74LS22
mA

SN54/74LS26 QUAD 2-INPUT NAND BUFFER

ESD > 3500 Volts

VCC 14 13 12 * 11 10 9 * 8
LOW POWER SCHOTTKY
* 1 2 3 4 5 6
* 7 GND
14 1

1
14
14 1

Symbol VCC TA VOH IOL Supply Voltage Operating Ambient Temperature Range Output Voltage High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 15 4.0 8.0 Unit V C V mA
SN54/74LS26
Limits Symbol VIH VIL VIK IOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54, 74 Output HIGH Current 54, 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Power Supply Current Total, Output HIGH Total, Output LOW 0.4 1.6 4.4 0.35 0.5 20 IIH IIL ICC V A mA mA 0.25 50 0.4 0.65 0.8 1.5 1000 V A A V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX VCC = MIN, VOH = 12 V IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
mA

SN54/74LS27 TRIPLE 3-INPUT NOR GATE
TRIPLE 3-INPUT NOR GATE

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS27
Min 2.0
Typ
Max
Unit V
0.7 V 0.8 0.65 2.5 2.7 3.5 3.5 0.25 0.35 0.4 0.5 20 1.5 V V V V V A mA mA mA
IIH IIL IOS ICC
0.4 20 100 4.0 6.8
mA

SN54/74LS28 QUAD 2-INPUT NOR BUFFER
QUAD 2-INPUT NOR BUFFER

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 1.2 12 24 Unit V C mA mA
SN54/74LS28
Min 2.0
Typ
Max
Unit V
Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
0.7 V 0.8 0.65 2.5 2.7 3.5 3.5 0.25 0.35 0.4 0.5 20 1.5 V V V V V A mA mA mA
IIH IIL IOS ICC
0.4 30 130 3.6 13.8
mA

Limits Symbol tPLH tPHL Parameter Propagation Delay Propagation Delay Min Typ 12 12 Max 24 24 Unit ns ns Test Conditions VCC = 5.0 V CL = 45 pF, RL = 667
SN54/74LS30 8-INPUT NAND GATE
8-INPUT NAND GATE

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS30
Min 2.0
Typ
Max
Unit V
0.7 V 0.8 0.65 2.5 2.7 3.5 3.5 0.25 0.35 0.4 0.5 20 1.5 V V V V V A mA mA mA
IIH IIL IOS ICC
0.4 20 100 0.5 1.1
mA

SN54/74LS32 QUAD 2-INPUT OR GATE

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS32
Min 2.0
Typ
Max
Unit V
0.7 V 0.8 0.65 2.5 2.7 3.5 3.5 0.25 0.35 0.4 0.5 20 1.5 V V V V V A mA mA mA
IIH IIL IOS ICC
0.4 20 100 6.2 9.8
mA

SN54/74LS33 QUAD 2-INPUT NOR BUFFER
QUAD 2-INPUT NOR BUFFER

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
* * 1 2 3 4 * 5
* J SUFFIX CERAMIC CASE 632-08

14 1
7 GND
14 1
14 1

Symbol VCC TA VOH IOL Supply Voltage Operating Ambient Temperature Range Output Voltage High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 5.5 12 24 Unit V C V mA
SN54/74LS33
Limits Symbol VIH VIL VIK IOH VOL Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Current Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Power Supply Current Total, Output HIGH Total, Output LOW 0.4 3.6 13.8 0.35 0.5 20 IIH IIL ICC V A mA mA 54, 74 54, 74 0.25 0.65 0.8 1.5 250 0.4 V A V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
mA

Limits Symbol tPLH tPHL Parameter Turn-Off Delay, Input to Output Turn-On Delay, Input to Output Min Typ 20 18 Max 32 28 Unit ns ns Test Conditions VCC = 5.0 V, RL = 667 CL = 45 pF

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS37
Min 2.0
Typ
Max
Unit V
Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
0.7 V 0.8 0.65 2.5 2.7 3.5 3.5 0.25 0.35 0.4 0.5 20 1.5 V V V V V A mA mA mA
IIH IIL IOS ICC
0.4 30 130 2.0 12
mA


VCC 14 13 12 * 11 10 9 * 8
LOW POWER SCHOTTKY
* 1 2 3 4 5 6
* 7 GND
14 1
14 1
14 1

Symbol VCC TA VOH IOL Supply Voltage Operating Ambient Temperature Range Output Voltage High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 5.5 12 24 Unit V C V mA
SN54/74LS38
Limits Symbol VIH VIL VIK IOH VOL Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Current Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Power Supply Current Total, Output HIGH Total, Output LOW 0.4 2.0 12 0.35 0.5 20 IIH IIL ICC V A mA mA 54, 74 54, 74 0.25 0.65 0.8 1.5 250 0.4 V A V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
mA

SN54/74LS40 DUAL 4-INPUT NAND BUFFER
DUAL 4-INPUT NAND BUFFER

VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS40
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH Total, Output LOW 30 0.4 130 1.0 6.0 0.35 0.5 20 IIH IIL IOS ICC V A mA mA mA 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
mA

SN54/74LS42 ONE-OF-TEN DECODER

The LSTTL / MSI SN54 / 74LS42 is a Multipurpose Decoder designed to accept four BCD inputs and provide ten mutually exclusive outputs. The LS42 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
ONE-OF-TEN DECODER
LOW POWER SCHOTTKY
Multifunction Capability Mutually Exclusive Outputs Demultiplexing Capability Input Clamp Diodes Limit High Speed Termination Effects

VCC 16 A0 15 A1 14 A2 13 A3 12 9 11 8 10 7 9
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. 16 1
1 0
2 1
3 2
4 3
5 4
6 5
7 6
8 GND
16 1
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L. 5(2.5) U.L.

16 1
A0 A3 0 to 9
Address Inputs Outputs, Active LOW (Note b)
0.5 U.L. 10 U.L.
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
LOGIC DIAGRAM
A0
15
A1
14
A2
13
A3
12
LOGIC SYMBOL
15 14 13 12
A0
A1
A2
A3
0 1 2 3 4 5 6 7 8 9
10
11
1 2 3 4 5 6 7 9 10 11 VCC = PIN 16 GND = PIN 8
SN54/74LS42
The LS42 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with LOW input enables. The logic design of the LS42 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs. The most significant input A3 produces a useful inhibit function when the LS42 is used as a one-of-eight decoder. The A3 input can also be used as the Data input in an 8-output demultiplexer application.
TRUTH TABLE
A0 L H L H L H L H L H L H L H L H A1 L L H H L L H H L L H H L L H H A2 L L L L H H H H L L L L H H H H A3 L L L L L L L L H H H H H H H H 0 L H H H H H H H H H H H H H H H 1 H L H H H H H H H H H H H H H H 2 H H L H H H H H H H H H H H H H 3 H H H L H H H H H H H H H H H H 4 H H H H L H H H H H H H H H H H 5 H H H H H L H H H H H H H H H H 6 H H H H H H L H H H H H H H H H 7 H H H H H H H L H H H H H H H H 8 H H H H H H H H L H H H H H H H 9 H H H H H H H H H L H H H H H H

SN54/74LS42
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current 20 0.4 100 13 0.35 0.5 20 IIH IIL IOS ICC V A mA mA mA mA 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay (2 Levels) Propagation Delay (3 Levels) Min Typ 15 15 20 20 Max 25 25 30 30 Unit ns ns Figure 2 Figure 1 VCC = 5.0 V CL = 15 pF Test Conditions
AC WAVEFORMS
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V 1.3 V
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V
VOUT
VOUT
1.3 V
Figure 1
Figure 2
SN54/74LS47 BCD TO 7-SEGMENT DECODER/DRIVER

The SN54 / 74LS47 are Low Power Schottky BCD to 7-Segment Decoder / Drivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving indicators directly. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input / ripple-blanking output and ripple-blanking input. The circuits accept 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive a 7-segment display indicator. The relative positive-logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables. Output configurations of the SN54 / 74LS47 are designed to withstand the relatively high voltages required for 7-segment indicators. These outputs will withstand 15 V with a maximum reverse current of 250 A. Indicator segments requiring up to 24 mA of current may be driven directly from the SN74LS47 high performance output transistors. Display patterns for BCD input counts above nine are unique symbols to authenticate input conditions. The SN54 / 74LS47 incorporates automatic leading and / or trailing-edge zero-blanking control (RBI and RBO). Lamp test (LT) may be performed at any time which the BI / RBO node is a HIGH level. This device also contains an overriding blanking input (BI) which can be used to control the lamp intensity by varying the frequency and duty cycle of the BI input signal or to inhibit the outputs.
BCD TO 7-SEGMENT DECODER/ DRIVER

LOW POWER SCHOTTKY

16 1
16 1
Lamp Intensity Modulation Capability (BI/RBO) Open Collector Outputs Lamp Test Provision Leading / Trailing Zero Suppression Input Clamp Diodes Limit High-Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 f 15 g 14 a 13 b 12 c 11 d 10 e 9
16 1
LOGIC SYMBOL
7 1 2 6 3 5 1 B PIN NAMES A, B, C, D RBI LT BI / RBO a, to g BCD Inputs Ripple-Blanking Input Lamp-Test Input Blanking Input or Ripple-Blanking Output Outputs 2 C 3 4 5 6 D 7 A HIGH 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 1.2 U.L. Open-Collector 8 GND LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.75 U.L. 2.0 U.L. 15 (7.5) U.L. A B C D LT RBI BI/ f g RBO
LT BI / RBO RBI
LOADING (Note a) a b c d e
13 12 11 10 9 15 14 4 VCC = PIN 16 GND = PIN 8
NOTES: a) 1 Unit Load (U.L.) = 40 A HIGH, 1.6 mA LOW. b) Output current measured at VOUT = 0.5 V The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges.
SN54/74LS47
LOGIC DIAGRAM
a A b B INPUT C D d BLANKING INPUT OR RIPPLE-BLANKING OUTPUT d c c OUTPUT b a
f LAMP-TEST INPUT RIPPLE-BLANKING INPUT
10
11 12
13
14
15
NUMERICAL DESIGNATIONS RESULTANT DISPLAYS TRUTH TABLE

INPUTS DECIMAL OR FUNCTION 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 BI RBI LT OUTPUTS
LT H H H H H H H H H H H H H H H H X H L
RBI H X X X X X X X X X X X X X X X X L X
D L L L L L L L L H H H H H H H H X L X
C L L L L H H H H L L L L H H H H X L X
B L L H H L L H H L L H H L L H H X L X
A L H L H L H L H L H L H L H L H X L X
BI/RBO H H H H H H H H H H H H H H H H L L H
a L H L L H L H L L L H H H L H H H H L
b L L L L L H H L L L H H L H H H H H L
c L L H L L L L L L L H L H H H H H H L
d L H L L H L L H L H L L H L L H H H L
e L H L H H H L H L H L H H H L H H H L
f L H H H L L L H L L H H L L L H H H L
g H H L L L L L H L L L L L L L H H H L
NOTE A A
B C D
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial NOTES: (A) BI/RBO is wire-AND logic serving as blanking Input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X = input may be HIGH or LOW. (B) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level regardless of the state of any other input condition. (C) When ripple-blanking input (RBI) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition). (D) When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.
SN54/74LS47
Symbol VCC TA IOH IOL VO (off) IO (on) Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low BI / RBO BI / RBO BI / RBO Parameter 54 74 54 74 54, 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 50 1.6 3.2 15 12 24 Unit V C A mA V mA
Off-State Output Voltage a to g On-State Output Current a to g On-State Output Current a to g

Limits Symbol VIH VIL VIK VOH VOL IO (off) VO ( ) (on) IIH IIL IOS BI / RBO ICC Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage BI / RBO Voltage, Output LOW Voltage g BI / RBO Off-State Output Current a thru g On-State Output Voltage g a thru g Input HIGH Current Input LOW Current BI / RBO Any Input except BI / RBO Output Short Circuit Current (Note 1) Power Supply Current 0.3 7.0 54, 74 74 0.25 0.35 54, 74 74 2.4 24 54 74 0.65 4.2 42 0.25 0.35 0.4 0.5 250 0.4 0.5 20 0.1 1.2 0.4 2.0 13 Min 2.0 0.7 0.8 1.5 Typ Max Unit V V V V V V A V V A mA mA mA mA Test Conditions Guaranteed Input HIGH Theshold Voltage for All Inputs Guaranteed Input LOW Threshold Voltage g for All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 50 A, VIN = VIN or VIL per Truth Table IOL = 1.6 mA IOL = 3.2 mA VCC = MIN, VIN = VIN or VIL per Truth Table
VCC = MAX, VIN = VIN or VIL per Truth Table, VO (off) = 15 V IO (on) = 12 mA IO (on) = 24 mA VCC = MAX, VIN = VIH or VIL per Truth Table

Limits Symbol tPHL tPLH tPHL tPLH Parameter Propagation Delay, Address Input to Segment Output Propagation Delay, RBI Input To Segment Output Min Typ Max 100 100 100 100 Unit ns ns ns ns Test Conditions VCC = 5.0 V CL = 15 pF
AC WAVEFORMS
1.3 V tPHL VOUT 1.3 V 1.3 V tPLH 1.3 V VOUT VIN
VIN
1.3 V tPHL 1.3 V
1.3 V tPLH 1.3 V
Figure 1
Figure 2
SN54/74LS48 BCD TO 7-SEGMENT DECODER

The SN54 / 74LS48 is a BCD to 7-Segment Decoder consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/rippleblanking input for the LS48. The circuit accepts 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive other components. The relative positive logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables. The LS48 circuit incorporates automatic leading and / or trailing edge zero-blanking control (RBI and RBO). Lamp Test (LT) may be activated any time when the BI / RBO node is HIGH. Both devices contain an overriding blanking input (BI) which can be used to control the lamp intensity by varying the frequency and duty cycle of the BI input signal or to inhibit the outputs. Lamp Intensity Modulation Capability (BI/RBO) Internal Pull-Ups Eliminate Need for External Resistors Input Clamp Diodes Eliminate High-Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 f 15 g 14 a 13 b 12 c 11 d 10 e 9 D SUFFIX SOIC CASE 751B-03
BCD TO 7-SEGMENT DECODER

LOW POWER SCHOTTKY

16 1
16 1
16 1
1 B
2 C
6 D
7 A
8 GND
SN54LSXXJ SN74LSXXN SN74LSXXD
a
LT BI / RBO RBI
LOGIC DIAGRAM
A b B INPUT C D d BLANKING INPUT OR RIPPLE-BLANKING OUTPUT c OUTPUT
LOGIC SYMBOL
7 1 2 6 3 5
A B C D LT RBI SN54 / 74LS48 a b c d e BI/ f g RBO
13 12 11 10 9 15 14 4 VCC = PIN 16 GND = PIN 8
RIPPLE-BLANKING INPUT LAMP-TEST INPUT
SN54/74LS48
PIN NAMES HIGH A, B, C, D RBI LT BI / RBO BI BCD Inputs Ripple-Blanking (Active Low) Input Lamp-Test (Active Low) Input Blanking Input or RippleBlanking Output (Active Low) Blanking (Active Low) Input 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 1.2 U.L. 0.5 U.L. Open-Collector LOADING (Note a) LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.75 U.L. 2(1) U.L. 0.25 U.L. 3.75 (1.25) U.L. (48)
NOTES: a) Unit Load (U.L.) = 40 A HIGH / 1.6 mA LOW b) Outut current measured at VOUT = 0.5 V Output LOW drive factor is SN54LS / 74LS48: 1.25 U.L. for Military (54), 3.75 U.L. for Commercial (74).
10
11 12
13
14
15
NUMERICAL DESIGNATIONS RESULTANT DISPLAYS
TRUTH TABLE SN54 / 74LS48

INPUTS DECIMAL OR FUNCTION 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 BI RBI LT OUTPUTS
LT H H H H H H H H H H H H H H H H X H L
RBI H X X X X X X X X X X X X X X X X L X
D L L L L L L L L H H H H H H H H X L X
C L L L L H H H H L L L L H H H H X L X
B A L L H L H L
BI / RBO H H H H H H H H H H H H H H H H L L H
a H L H H L H L H H H L L L H L L L L H
b H H H H H L L H H H L L H L L L L L H
c H H L H H H H H H H L H L L L L L L H
d H L H H L H H L H L H H L H H L L L H
e H L H L L L H L H L H L L L H L L L H
f H L L L H H H L H H L L H H H L L L H
g L L H H H H H L H H H H H H H L L L H
NOTE 1 1
H H L L H L H L
H H L L H L H L
H H L L H L H L
H H X L X X L X
NOTES: (1) BI/RBO is wired-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X=input may be HIGH or LOW. (2) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level, regardless of the state of any other input condition. (3) When ripple-blanking input (RBI) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition). (4) When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp-test input, all segment outputs go to a LOW level.
2 3 4
SN54/74LS48
Symbol VCC TA IOH IOH IOL IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current High Output Current Low Output Current Low a to g BI / RBO a to g BI / RBO BI / RBO Parameter 54 74 54 74 54, 74 54, 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 100 50 2.0 6.0 1.6 3.2 Unit V C A A mA mA

Limits Symbol VIH VIL VIK VOH IO VOL VOL IIH IIL IIL ICC IOS Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output Current a to g Output LOW Voltage a to g Output LOW Voltage g BI / RBO Input HIGH Current (Except BI / RBO) Input LOW Current (Except BI / RBO) Input LOW Current BI / RBO Power Supply Current Short Circuit Current BI / RBO (Note 1) 0.3 25 54, 74 74 54, 74 74 2.4 24 1.3 4.2 42 2.0 0.4 0.5 0.4 0.5 20 0.1 0.4 1.2 38 2.0 54 74 Min 2.0 0.7 0.8 1.5 V A mA V V V V A mA mA mA mA mA Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 50 A, VIN = VIH or U.L. per Truth Table VCC = MIN, VO = 0.85 V Input Conditioner as for VOH IOL = 2.0 mA IOL = 6.0 mA IOL = 1.6 mA IOL = 3.2 mA VCC = MIN, VIH = 2.0 V VIL = VIL MAX VCC = MAX, VIH = 2.0 V VIL = VIL MAX
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX
AC CHARACTERISTICS (VCC = 5.0 V, TA = 25C)

Limits Symbol tPHL tPLH tPHL tPLH Parameter Propagation Delay Time, HIGH-to-LOW Level Output from A Input Propagation Delay Time, LOW-to-HIGH Level Output from A Input Propagation Delay Time, HIGH-to-LOW Level Output from RBI Input Propagation Delay Time, LOW-to-HIGH Level Output from RBI Input Min Typ Max 100 100 100 100 Unit ns CL = 15 pF RL = 4.0 k 40 pF, ns ns CL = 15 pF RL = 6.0 k 60 pF, ns Test Conditions
SN54/74LS51 DUAL 2-WIDE 2-INPUT/ 3-INPUT AND-OR-INVERT GATE

DUAL 2-WIDE 2-INPUT / 3-INPUT AND-OR-INVERT GATE
LOW POWER SCHOTTKY
VCC 14 13 12 11 10 9 8

14
7 GND
14 1
14 1

SN54/74LS51
mA

Limits Symbol tPLH tPHL Parameter Turn-Off Delay, Input to Output Turn-On Delay, Input to Output Min Typ 12 12.5 Max 20 20 Unit ns ns Test Conditions VCC = 5.0 V CL = 15 pF
SN54/74LS54 3-2-2-3-INPUT AND-OR-INVERT GATE

3-2-2-3-INPUT AND-OR-INVERT GATE
LOW POWER SCHOTTKY
VCC 14 13 12 11 10 9 8

14
7 GND
14 1
14 1

SN54/74LS54
mA

SN54/74LS55 2-WIDE 4-INPUT AND-OR-INVERT GATE

2-WIDE 4-INPUT AND-OR-INVERT GATE
LOW POWER SCHOTTKY
VCC 14 13 12 11 10 9 8

14
7 GND
14 1
14 1

SN54/74LS55
mA

SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOW POWER SCHOTTKY
LOGIC DIAGRAM (Each Flip-Flop)

14
Q 13 (8)
Q 12 (9)
CLEAR 2 (6) K 3 (10) 1 (15) CLOCK (CP) J 14 (7)

14 1
14 1
SN54LSXXJ SN74LSXXN SN74LSXXD OUTPUTS K X h h l l Q L q L H q Q H q H L q Ceramic Plastic SOIC
MODE SELECT TRUTH TABLE

INPUTS OPERATING MODE CD Reset (Clear) Toggle Load 0 (Reset) Load 1 (Set) Hold L H H H H J X h l h l
LOGIC SYMBOL
14 1 3
J CP
12
7 5
J CP
H, h = HIGH Voltage Level L, I = LOW Voltage Level X = Dont Care l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time l, h (q) = prior to the HIGH to LOW clock transition.
K C Q D 2
13
10
K C Q D 6
SN54/74LS73A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 J, K Clear Clock IIH Input HIGH Current J, K Clear Clock Input LOW Current Short Circuit Current (Note 1) Power Supply Current J, K Clear, Clock 20 0.1 0.3 0.4 0.4 0.8 100 6.0 mA VCC = MAX, VIN = 7.0 V 0.35 0.5 20 60 80 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VIN = 2.7 V
IIL IOS ICC
mA mA mA
VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX
AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V)

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, g y Clock to Output Min 30 Typ 45 15 15 20 20 Max Unit MHz ns Figure 1 ns Test Conditions Figure 1 VCC = 5.0 V 50 F CL = 15 pF
AC SETUP REQUIREMENTS (TA = 25C)

Limits Symbol tW tW ts th Parameter Clock Pulse Width High Clear Pulse Width Setup Time Hold Time Min 20 25 20 0 Typ Max Unit ns ns ns Figure 1 ns Test Conditions Figure 1 Figure 2 VCC = 5 0 V 5.0
SN54/74LS73A
AC WAVEFORMS
J or K * th(L) = 0 ts(L) CP 1.3 V tW(L) 1.3 V tW(H) tPHL Q 1.3 V tPLH 1.3 V 1 fMAX
1.3 V th(H) = 0 1.3 V
ts(H)
tPLH 1.3 V tPHL
1.3 V
*The shaded areas indicate when the input is permitted to change for predictable output performance.
Figure 1. Clock to Output Delays, Data Set-Up and Hold Times, Clock Pulse Width
tW SET 1.3 V 1.3 V tW CLEAR tPLH 1.3 V tPHL Q
1.3 V tPHL 1.3 V tPLH
1.3 V
1.3 V
1.3 V
Figure 2. Set and Clear to Output Delays, Set and Clear Pulse Widths
SN54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs. Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.
DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY

14 1
SET (SD) 4 (10) Q 5 (9) CLEAR (CD) 1 (13) CLOCK 3 (11) D 2 (12)
14

1
Q 6 (8)
14 1
ORDERING INFORMATION MODE SELECT TRUTH TABLE

INPUTS OPERATING MODE SD Set Reset (Clear) *Undetermined Load 1 (Set) Load 0 (Reset) L H L H H SD H L L H H D X X X h l Q H L H H L Q L H H L H OUTPUTS SN54LSXXJ SN74LSXXN SN74LSXXD Ceramic Plastic SOIC
LOGIC SYMBOL
4 2 3 D SD Q CP CD Q 1 VCC = PIN 14 GND = PIN 7 6 5 12 11 10 D SD Q CP CD Q 13 8 9
* Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable if SD and CD go HIGH simultaneously. If the levels at the set and clear are near VIL maximum then we cannot guarantee to meet the minimum level for VOH. H, h = HIGH Voltage Level L, I = LOW Voltage Level X = Dont Care i, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time i, h (q) = prior to the HIGH to LOW clock transition.
SN54/74LS74A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input High Current Data, Clock Set, Clear Data, Clock Set, Clear IIL IOS ICC Input LOW Current Data, Clock Set, Clear Output Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 40 0.1 0.2 0.4 0.8 100 8.0 V A 2.5 2.7 54 74 0.65 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 Typ Max Unit V V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
mA mA mA

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Clock, Clear, Clock Clear Set to Output Min 25 Typ 33 13 25 25 40 Max Unit MHz ns ns Test Conditions Figure 1 Figure 1 VCC = 5.0 V 50 F CL = 15 pF

Limits Symbol tW (H) tW (L) ts th Clock Clear, Set Data Setup Time HIGH Data Setup Time LOW Hold Time Parameter Min 25 25 20 20 5.0 Typ Max Unit ns ns ns Figure 1 ns ns Figure 1 Test Conditions Figure 1 Figure 2 VCC = 5.0 V
SN54/74LS74A
AC WAVEFORMS
D*
1.3 V th(L) ts(L) 1.3 V tW(H)
1.3 V th(H) ts(H) tW(L) 1.3 V 1 fMAX
CP tPHL Q 1.3 V tPHL 1.3 V
tPLH 1.3 V
tPLH 1.3 V Q
Figure 1. Clock to Output Delays, Data Set-Up and Hold Times, Clock Pulse Width
tW SET 1.3 V 1.3 V tW CLEAR tPLH 1.3 V tPHL Q
1.3 V
1.3 V
1.3 V
Figure 2. Set and Clear to Output Delays, Set and Clear Pulse Widths
4-BIT D LATCH
The TTL/MSI SN54 / 74LS75 and SN54 / 74LS77 are latches used as temporary storage for binary information between processing units and input /output or indicator units. Information present at a data (D) input is transferred to the Q output when the Enable is HIGH and the Q output will follow the data input as long as the Enable remains HIGH. When the Enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH. The SN54 / 74LS75 features complementary Q and Q output from a 4-bit latch and is available in the 16-pin packages. For higher component density applications the SN54 / 74LS77 4-bit latch is available in the 14-pin package with Q outputs omitted. CONNECTION DIAGRAMS DIP (TOP VIEW)
Q0 16 Q1 15 Q1 14 E01 GND 13 12 Q2 11 Q2 10 Q3 9
16
SN54/74LS75 SN54/74LS77
4-BIT D LATCH
LOW POWER SCHOTTKY

1
SN54 / 74LS75 N SUFFIX PLASTIC CASE 648-08

1
1 Q0 Q0 14
2 D0 Q1 13
3 D1
E23 VCC NC 10
6 D2 Q2 9
7 D3 Q3 8
8 Q3
16
E01 GND 12 11
16 1
SN54 / 74LS77 J SUFFIX CERAMIC CASE 632-08

14 1
1 D0 PIN NAMES
2 D1
3 E23
4 VCC
5 D2
6 D3
7 NC LOADING (Note a) HIGH LOW 0.25 U.L. 1.0 U.L. 1.0 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
D1D4 E01 E23 Q1Q4 Q1Q4
Data Inputs Enable Input Latches 0, 1 Enable Input Latches 2, 3 Latch Outputs (Note b) Complimentary Latch Outputs (Note b)
0.5 U.L. 2.0 U.L. 2.0 U.L. 10 U.L. 10 U.L.
14 1
NOTES: a) 1 Unit Load (U.L.) = 40 A HIGH. b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
14 1
TRUTH TABLE (Each latch) ORDERING INFORMATION

tn D H L tn + 1 Q H L
NOTES: tn = bit time before enable negative-going transition tn+1 = bit time after enable negative-going transition
SN54LSXXJ SN74LSXXN SN74LSXXD
SN54/74LS75
LOGIC SYMBOLS
SN54/74LS75
2 D0 E01 E23 3 D1 6 D2 7 D3 VCC = PIN 5 GND = PIN 12 12 3 1
SN54/74LS77
2 D1 5 D2 6 D3 VCC = PIN 4 GND = PIN 11 NC = PIN 7, 10
13 4
D0 E01 E23 Q0 14
Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3 16 1 15 14 10 11 9 8
Q1 13
Q2 9
Q3 8

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 D Input E Input IIH Input HIGH Current D Input E Input Input LOW Current Short Circuit Current (Note 1) Power Supply Current D Input E Input 20 0.1 0.4 0.4 1.6 100 12 mA VCC = MAX, VIN = 7.0 V 0.35 0.5 20 80 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIL IOS ICC
mA mA mA

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, Data to Q Propagation Delay, Data to Q Propagation Delay, Enable to Q Propagation Delay, Enable to Q Min Typ 15 9.0 12 7.0 15 14 16 7.0 Max 27 17 20 15 27 25 30 15 Unit ns ns ns ns VCC = 5.0 V CL = 15 pF Test Conditions
SN54/74LS77
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 D Input E Input IIH Input HIGH Current D Input E Input Input LOW Current Short Circuit Current (Note 1) Power Supply Current D Input E Input 20 0.1 0.4 0.4 1.6 100 13 mA VCC = MAX, VIN = 7.0 V 0.35 0.5 20 80 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIL IOS ICC
mA mA mA

Limits Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay, Data to Q Propagation Delay, Enable to Q Min Typ 11 9.0 10 10 Max 19 17 18 18 Unit ns ns VCC = 5.0 V CL = 15 pF Test Conditions
SN54/74LS75 D SN54/74LS77
LOGIC DIAGRAM
DATA ENABLE TO OTHER LATCH Q (SN54/74LS75 ONLY) Q

AC SETUP REQUIREMENTS (TA = 25C, VCC = 5.0 V)

Limits Symbol tW ts th Parameter Enable Pulse Width High Setup Time Hold Time Min 20 20 0 Typ Max Unit ns ns ns VCC = 5.0 V Test Conditions
AC WAVEFORMS
D 1.3 V ts E 1.3 V tPLH Q tPLH 1.3 V tPHL tPHL Q tPHL tPHL 1.3 V tPLH tPLH 1.3 V 1.3 V 1.3 V 1.3 V th 1.3 V
DEFINITION OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH-to-LOW in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH-to-LOW and still be recognized.
SN54/74LS76A DUAL JK FLIP-FLOP WITH SET AND CLEAR

The SN54 / 74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.
DUAL JK FLIP-FLOP WITH SET AND CLEAR

LOW POWER SCHOTTKY

INPUTS OPERATING MODE SD Set Reset (Clear) *Undetermined Toggle Load 0 (Reset) Load 1 (Set) Hold L H L H H H H CD H L L H H H H J X X X h l h l K X X X h h l l Q H L H q L H q Q L H H q H L q OUTPUTS
16 1
16 1
*Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable if SD and CD go HIGH simultaneously. H,h = HIGH Voltage Level L,l = LOW Voltage Level X = Immaterial l, h (q) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the HIGH-to-LOW clock transition
16 1
LOGIC DIAGRAM LOGIC SYMBOL

Q Q 16 1 CLEAR (CD) J SET (SD) K 4 K CP J C Q D 3 CLOCK (CP) VCC = PIN 5 GND = PIN 13 14 2 SD Q 15 12 6 9 K CP J C Q D 8 10 7 SD Q 11
SN54/74LS76A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 J, K Clear Clock IIH Input HIGH Current J, K Clear Clock Input LOW Current Short Circuit Current (Note 1) Power Supply Current J, K Clear, Clock 20 0.1 0.3 0.4 0.4 0.8 100 6.0 mA VCC = MAX, VIN = 7.0 V 0.35 0.5 20 60 80 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIL IOS ICC
mA mA mA

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Clock, Clear, Clock Clear Set to Output 15 20 ns Min 30 Typ 45 15 20 Max Unit MHz ns VCC = 5.0 V 50 F CL = 15 pF Test Conditions

Limits Symbol tW tW ts th Parameter Clock Pulse Width High Clear Set Pulse Width Setup Time Hold Time Min 20 25 20 0 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
SN54/74LS83A 4-BIT BINARY FULL ADDER WITH FAST CARRY

The SN54 / 74LS83A is a high-speed 4-Bit binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A1 A4, B1 B4) and a Carry Input (C0). It generates the binary Sum outputs 1 4) and the Carry Output (C4) from the most significant bit. The LS83A operates with either active HIGH or active LOW operands (positive or negative logic). The SN54 / 74LS283 is recommended for new designs since it is identical in function with this device and features standard corner power pins. CONNECTION DIAGRAM DIP (TOP VIEW)
B4 16 4 15 C4 14 C0 13 GND 12 B1 11 A1 10 1 9
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY

16 1
1 A4
2 3
3 A3
4 B3
5 VCC
6 2
7 B2
8 A2 LOADING (Note a) HIGH LOW 0.5 U.L. 0.5 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
16 1
PIN NAMES
A1 A4 B1 B4 C0 1 4 C4
Operand A Inputs Operand B Inputs Carry Input Sum Outputs (Note b) Carry Output (Note b)
1.0 U.L. 1.0 U.L. 0.5 U.L. 10 U.L. 10 U.L.
16 1
LOGIC DIAGRAM
C0 A1
13 10
B1
11
A2
8
B2
7
A3
3
B3
4
A4
1
B4
16
LOGIC SYMBOL
10 11 8 7 3 4 1 16 B1 A2 B2 A3 B3 A4 B4 C4 12 3 4 C4 9 6 2 15 14
13
C0
14
C1
C2
C3
15
14
C4
SN54/74LS83A
FUNCTIONAL DESCRIPTION The LS83A adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs (1 4) and outgoing carry (C4) outputs. C0 + (A1+B1)+2(A2+B2)+4(A3+B3)+8(A4+B4) = 1+22+43+84+16C4 Where: (+) = plus Due to the symmetry of the binary add function the LS83A can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH Inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended. Example:
C0 Logic Levels Active HIGH Active LOW L 0 1 A1 L 0 1 A2 H 1 0 A3 L 0 1 A4 H 1 0 B1 H 1 0 B2 L 0 1 B3 L 0 1 B4 H 1 0 1 H 1 0 2 H 1 0 3 L 0 1 4 L 0 1 C4 H 1 0 (10+9 = 19) (carry+5+6 = 12)
Interchanging inputs of equal weight does not affect the operation, thus C0, A1, B1, can be arbitrarily assigned to pins 10, 11, 13, etc.
FUNCTIONAL TRUTH TABLE

C (n1) L L L L H H H H An L L H H L L H H Bn L H L H L H L H n L H H L H L L H Cn L L L H L H H H
C1 C3 are generated internally C0 is an external input C4 is an output generated internally

SN54/74LS83A
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current C0 A or B C0 A or B IIL IOS ICC Input LOW Current C0 A or B Output Short Circuit Current (Note 1) Power Supply Current All Inputs Grounded All Inputs at 4.5 V, Except B All Inputs at 4.5 V 20 0.35 0.5 V A 2.7 3.5 0.25 0.4 V V 2.5 25 0.65 3.5 35 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
20 40 0.1 0.2 0.4 0.8 100 39 34 34
mA
mA mA
VCC = MAX, VIN = 0.4 V VCC = MAX
mA
VCC = MAX

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, C0 Input to any Output Propagation Delay, Any A or B Input to Outputs Propagation Delay, C0 Input to C4 Output Propagation Delay, Any A or B Input to C4 Output Min Typ 16 15 15 15 11 15 11 12 Max 24 24 24 24 17 22 17 17 Unit ns ns ns ns VCC = 5.0 V F CL = 15 pF Figures 1 and 2 Test Conditions
AC WAVEFORMS
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V
VIN
1.3 V tPLH
1.3 V tPHL 1.3 V
VOUT
1.3 V
VOUT
1.3 V
Figure 1
Figure 2
SN54/74LS85 4-BIT MAGNITUDE COMPARATOR

The SN54 / 74LS85 is a 4-Bit Magnitude Camparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A0 A3, B0 B3); A3, B3 being the most significant inputs. Operation is not restricted to binary codes, the device will work with any monotonic code. Three Outputs are provided: A greater than B (OA > B), A less than B (OA < B), A equal to B (OA = B). Three Expander Inputs, IA > B, IA < B, IA = B, allow cascading without external gates. For proper compare operation, the Expander Inputs to the least significant position must be connected as follows: IA < B= IA > B = L, IA = B = H. For serial (ripple) expansion, the OA > B, OA B, IA < B, and IA = B Inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section of data sheet for high speed method of comparing large words. The Truth Table on the following page describes the operation of the SN54 / 74LS85 under all possible logic conditions. The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a series expansion scheme. The lower five lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.
4-BIT MAGNITUDE COMPARATOR

LOW POWER SCHOTTKY

16 1
Easily Expandable Binary or BCD Comparison OA > B, OA < B, and OA = B Outputs Available
VCC 16 A3 15 B2 14 A2 13 A1 12 B1 11 A0 10 B0 9
16 1
16 1 NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
1 B3
IAB OA>B OA=B OA B OA > B OA B, Expander Inputs A Greater Than B Output (Note b) B Greater Than A Output (Note b) A Equal to B Output (Note b) 1.5 U.L. 1.5 U.L. 0.5 U.L. 10 U.L. 10 U.L. 10 U.L. LOW 0.75 U.L. 0.75 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L. 5 (2.5) U.L. 4 2 3 10 12 13 15 9 11 14 1 A0 A1 A2 A3 B0 B1 B2 B3 OA>B IA>B OAB A2 B2 (13)
(14) (2) AB A1 B1 (12) (11)
(6)
OA=B
(7) OAB3 A3<B3 A3=B3 A3=B3 A3=B3 A3=B3 A3=B3 A3=B3 A3=B3 A3=B3 A3=B3 A3=B3 A3=B3 A2,B2 X X A2>B2 A2<B2 A2=B2 A2=B2 A2=B2 A2=B2 A2=B2 A2=B2 A2=B2 A2=B2 A2=B2 A1,B1 X X X X A1>B1 A1<B1 A1=B1 A1=B1 A1=B1 A1=B1 A1=B1 A1=B1 A1=B1 A0,B0 X X X X X X A0>B0 A0<B0 A0=B0 A0=B0 A0=B0 A0=B0 A0=B0 CASCADING INPUTS IA>B X X X X X X X X H L X H L IAB H L H L H L H L H L L L H OUTPUTS OA B IA > B IA B OA > B IA B A<B A=B
L = LOW LEVEL H = HIGH LEVEL
Figure 1. Comparing Two n-Bit Words
APPLICATIONS Figure 2 shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure 1, six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table 1. Table 1
WORD LENGTH 1 4 Bits 5 24 Bits 25 120 Bits NUMBER OF PKGS. 1 26 8 31
INPUTS (LSB) A0 A1 A2 A3 B0 B1 B2 B3 A0 A1 A2 A3 B0 B1 B2 B3 IA > B OA > B #5 OA B OA > B IA < B #1 OA < B IA = B OA = B NC
NOTE: The SN54/74LS85 can be used as a 5-bit comparator only when the outputs are used to drive the A0A3 and B0B3 inputs of another SN54/74LS85 as shown in Figure 2 in positions #1, 2, 3, and 4.
L L H
A19 B19 L
INPUTS
A5 A6 A7 A8 B5 B6 B7 B8 A0 A1 A2 A3 B0 B1 B2 B3 OA > B IA > B #4 IA B IA > B #3 OA B IA > B #2 OA B OA > B IA < B OA < B #6 IA = B OA = B
OUTPUTS
MSB = MOST SIGNIFICANT BIT LSB = LEAST SIGNIFICANT BIT L = LOW LEVEL H = HIGH LEVEL NC = NO CONNECTION
Figure 2. Comparison of Two 24-Bit Words
SN54/74LS85
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current A < B, A > B Other Inputs A < B, A > B Other Inputs IIL IOS ICC Input LOW Current A < B, A > B Other Inputs Output Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 V A 2.7 3.5 0.25 0.4 V V 2.5 25 0.65 3.5 35 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
20 60 0.1 0.3 0.4 1.2 100 20
mA
mA mA mA

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Any A or B to A < B, A > B Any A or B to A = B A B A = B to A = B A > B or A = B to A < B Min Typ 24 20 27 23 14 11 13 13 14 11 Max 36 30 45 45 22 17 20 26 22 17 Unit ns ns ns ns ns VCC = 5.0 V CL = 15 pF Test Conditions
AC WAVEFORMS
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V
VOUT
1.3 V
VOUT
1.3 V
Figure 3
Figure 4
SN54/74LS86 QUAD 2-INPUT EXCLUSIVE OR GATE

QUAD 2-INPUT EXCLUSIVE OR GATE
LOW POWER SCHOTTKY
VCC 14 13 12 11 10 9 8

14
7 GND
14

1
TRUTH TABLE
IN A L L H H B L H L H OUT Z L H H L
14 1

SN54/74LS86

Limits Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay, Other Input LOW Propagation Delay, Other Input HIGH Min Typ 12 10 20 13 Max 23 17 30 22 Unit ns ns VCC = 5.0 V CL = 15 pF Test Conditions
DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER

The SN54 / 74LS90, SN54 / 74LS92 and SN54 / 74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).
SN54/74LS90 SN54/74LS92 SN54/74LS93
DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER

LOW POWER SCHOTTKY
Low Power Consumption . . . Typically 45 mW High Count Rates . . . Typically 42 MHz Choice of Counting Modes . . . BCD, Bi-Quinary, Divide-by-Twelve,
Binary Input Clamp Diodes Limit High Speed Termination Effects
PIN NAMES LOADING (Note a) HIGH CP0 CP1 CP1 MR1, MR2 MS1, MS2 Q0 Q1, Q2, Q3 Clock (Active LOW going edge) Input to 2 Section Clock (Active LOW going edge) Input to 5 Section (LS90), 6 Section (LS92) Clock (Active LOW going edge) Input to 8 Section (LS93) Master Reset (Clear) Inputs Master Set (Preset-9, LS90) Inputs Output from 2 Section (Notes b & c) Outputs from 5 (LS90), 6 (LS92), 8 (LS93) Sections (Note b) 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L. LOW 1.5 U.L.
14 14 1

1
2.0 U.L. 1.0 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
14 1
NOTES: a. 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b. The Output LOW drive factor is 2.5 U.L. for Military, (54) and 5 U.L. for commercial (74) b. Temperature Ranges. c. The Q0 Outputs are guaranteed to drive the full fan-out plus the CP1 input of the device. d. To insure proper operation the rise (tr) and fall time (tf) of the clock must be less than 100 ns.
LOGIC SYMBOL LS90

6 7 1 2 MS CP0 CP1 MR Q0 Q1 Q2 Q3 1 2 2 3 12 9 8 11 VCC = PIN 5 GND = PIN 10 NC = PINS 4, 13 14 1 CP0 CP1 MR Q0 Q1 Q2 Q3 1 2 6 7 12 11 9 8 VCC = PIN 5 GND = PIN 10 NC = PINS 2, 3, 4, 13 14 1 CP0 CP1 MR Q0 Q1 Q2 Q3 1 2 2 3 12 9 8 11 VCC = PIN 5 GND = PIN 10 NC = PIN 4, 6, 7, 13
LS92
LS93
14 1
SN54/74LS90 SN54/74LS92 SN54/74LS93

LOGIC DIAGRAM LS90
MS1 MS2
6 7

CP1 1 14 CP0 13 NC 12 Q0 11 Q3 10 GND 9 Q1 8 Q2
14
S J DQ CP KC Q D
S J DQ CP KC Q D
S J DQ CP KC Q D
S R DQ CP SC Q D
MR1 2 MR2 3 NC 4 VCC 5 MS1 6
CP0
CP1 MR1 MR2
2 12 3 9 8 11
MS2 7 Q3
Q0
Q1
Q2 = PIN NUMBERS VCC = PIN 5 GND = PIN 10
NC = NO INTERNAL CONNECTION
LOGIC DIAGRAM LS92

CP1 1 14 CP0 13 NC 12 Q0 11 Q1 10 GND 9 Q2 8 Q3
CP0
14
NC 2 NC 3 NC 4 VCC 5 MR1 6
CP KC Q D
1
CP KC Q D
CP KC Q D
CP KC Q D
CP1
6
MR1 MR2
12 7
11
MR2 7 Q3
Q0
Q1
Q2
NC = NO INTERNAL CONNECTION = PIN NUMBERS VCC = PIN 5 GND = PIN 10

LOGIC DIAGRAM LS93

CP1 1 14 CP0 13 NC 12 Q0 11 Q3 10 GND 9 Q1 8 Q2
CP0
14
J CP
J CP
J CP
J CP
MR1 2 MR2 3 NC 4 VCC 5 NC 6
KC Q D
1
KC Q D
KC Q D
KC Q D
CP1 MR1 MR2

2 12 3 9 8 11
Q0
Q1
Q2
Q3 = PIN NUMBERS VCC = PIN 5 GND = PIN 10
NC 7
NC = NO INTERNAL CONNECTION
SN54/74LS90 SN54/74LS92 SN54/74LS93

FUNCTIONAL DESCRIPTION The LS90, LS92, and LS93 are 4-bit ripple type Decade, Divide-By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS90), divide-by-six (LS92), or divide-by-eight (LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q0 output of each device is designed and specified to drive the rated fan-out plus the CP1 input of the device. A gated AND asynchronous Master Reset (MR1 MR2) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS1 MS2) is provided on the LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH). Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes. LS90 A. BCD Decade (8421) Counter The CP1 input must be externally connected to the Q0 output. The CP0 input receives the incoming count and a BCD count sequence is produced. B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q3 output must be externally connected to the CP0 input. The input count is then applied to the CP1 input and a divide-byten square wave is obtained at output Q0. C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (CP0 as the input and Q0 as the output). The CP1 input is used to obtain binary divide-by-five operation at the Q3 output. LS92 A. Modulo 12, Divide-By-Twelve Counter The CP1 input must be externally connected to the Q0 output. The CP0 input receives the incoming count and Q3 produces a symmetrical divide-by-twelve square wave output. B. Divide-By-Two and Divide-By-Six Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The CP1 input is used to obtain divide-by-three operation at the Q1 and Q2 outputs and divide-by-six operation at the Q3 output. LS93 A. 4-Bit Ripple Counter The output Q0 must be externally connected to input CP1. The input count pulses are applied to input CP0. Simultaneous divisions of 2, 4, 8, and 16 are performed at the Q0, Q1, Q2, and Q3 outputs as shown in the truth table. B. 3-Bit Ripple Counter The input count pulses are applied to input CP1. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q1, Q2, and Q3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.
SN54/74LS90 SN54/74LS92 SN54/74LS93

LS90 MODE SELECTION
RESET / SET INPUTS MR1 MR2 MS1 MS2 H H X L X L X H H X X L X L L X H L X X L X L H X L L X Q0 L L H OUTPUTS Q1 Q2 Q3 L L H
LS92 AND LS93 MODE SELECTION

RESET INPUTS MR1 MR2 H L H L H H L L Q0 L OUTPUTS Q1 Q2 Q3 L
L L L L L L Count Count Count Count
L L Count Count Count
LS90 BCD COUNT SEQUENCE

OUTPUT COUNT 0 1 2 3 4 5 6 7 8 9 Q0 L H L H L H L H L H Q1 L L H H L L H H L L Q2 L L L L H H H H L L Q3 L L L L L L L L H H
LS92 TRUTH TABLE

OUTPUT COUNT 0 1 2 3 4 5 6 7 8 9 10 11 Q0 L H L H L H L H L H L H Q1 L L H H L L L L H H L L Q2 L L L L H H L L L L H H Q3 L L L L L L H H H H H H
LS93 TRUTH TABLE

OUTPUT COUNT 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Q0 L H L H L H L H L H L H L H L H Q1 L L H H L L H H L L H H L L H H Q2 L L L L H H H H L L L L H H H H Q3 L L L L L L L L H H H H H H H H
NOTE: Output Q0 is connected to Input CP1 for BCD count.
NOTE: Output Q0 is connected to Input CP1.
NOTE: Output Q0 is connected to Input CP1.
SN54/74LS90 SN54/74LS92 SN54/74LS93


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current MS, MR CP0 CP1 (LS90, LS92) CP1 (LS93) Short Circuit Current (Note 1) Power Supply Current 20 0.4 2.4 3.2 1.6 100 15 0.35 0.5 20 IIH V A mA 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIL
mA
IOS ICC
mA mA
VCC = MAX VCC = MAX
SN54/74LS90 SN54/74LS92 SN54/74LS93

AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V, CL = 15 pF)
Limits LS90 Symbol fMAX fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter CP0 Input Clock Frequency CP1 Input Clock Frequency Propagation Delay, CP0 Input to Q0 Output CP0 Input to Q3 Output CP1 Input to Q1 Output CP1 Input to Q2 Output CP1 Input to Q3 Output MS Input to Q0 and Q3 Outputs MS Input to Q1 and Q2 Outputs MR Input to Any Output Min 32 16 10 12 32 34 10 14 21 23 21 23 20 26 26 16 18 48 50 16 21 32 35 32 35 30 40 40 26 40 26 40 Typ Max Min 32 16 10 12 32 34 10 14 10 14 21 23 16 18 48 50 16 21 16 21 32 35 LS92 Typ Max Min 32 16 10 12 46 46 10 14 21 23 34 34 16 18 70 70 16 21 32 35 51 51 LS93 Typ Max Unit MHz MHz ns ns ns ns ns ns ns ns

Limits LS90 Symbol tW tW tW tW trec Parameter CP0 Pulse Width CP1 Pulse Width MS Pulse Width MR Pulse Width Recovery Time MR to CP Min 15 30 15 15 25 15 25 15 25 Max Min 15 30 LS92 Max Min 15 30 LS93 Max Unit ns ns ns ns ns
RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs
AC WAVEFORMS
*CP 1.3 V tPHL Q 1.3 V 1.3 V tW 1.3 V tPLH 1.3 V
Figure 1
*The number of Clock Pulses required between the tPHL and tPLH measurements can be determined from the appropriate Truth Tables.
MR & MS
1.3 V tW
1.3 V trec 1.3 V
MS
1.3 V tW
1.3 V trec 1.3 V
CP tPHL Q 1.3 V
CP Q0 Q3 (LS90) tPLH 1.3 V
Figure 2
Figure 3
SN54/74LS95B 4-BIT SHIFT REGISTER

The SN54/74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input. The LS95B is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
4-BIT SHIFT REGISTER

LOW POWER SCHOTTKY
Synchronous, Expandable Shift Right Synchronous Shift Left Capability Synchronous Parallel Load Separate Shift and Load Clock Inputs Input Clamp Diodes Limit High Speed Termination Effects
14 1

VCC 14 Q0 13 Q1 12 Q2 11 Q3 10 CP1 9 CP2 8
14 1
VCC = PIN 14 GND = PIN 7 1 DS 2 P0 3 P1 4 P2 5 P3 6 S 7 GND
14 1
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.
S DS P0 P3 CP1 CP2 Q0 Q3
Mode Control Input Serial Data Input Parallel Data Inputs Serial Clock (Active LOW Going Edge) Input Parallel Clock (Active LOW Going Edge) Input Parallel Outputs (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
NOTES: a. 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS95B
LOGIC DIAGRAM
P0
6 2
P1
3
P2
4
P3
5
S
1
DS
CP1
8
CP2
S VCC = PIN 14 GND = PIN 7 = PIN NUMBERS
Q
13
Q
12
Q
11
Q
10
Q0
Q1
Q2
Q3
FUNCTIONAL DESCRIPTION The LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (DS) and four Parallel (P0 P3) Data inputs and four Parallel Data outputs (Q0 Q3). The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock Inputs (CP1) and (CP2). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input. When the Mode Control input (S) is HIGH, CP2 is enabled. A HIGH to LOW transition on enabled CP2 transfers parallel data from the P0 P3 inputs to the Q0 Q3 outputs. When the Mode Control input (S) is LOW, CP1 is enabled. A HIGH to LOW transition on enabled CP1 transfers the data from Serial input (DS) to Q0 and shifts the data in Q0 to Q1, Q1 to Q2, and Q2 to Q3 respectively (right-shift). A left-shift is accomplished by externally connecting Q3 to P2, Q2 to P1, and Q1 to P0, and operating the LS95B in the parallel mode (S = HIGH). For normal operation, S should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while CP2 is HIGH, or changing S from HIGH to LOW while CP1 is HIGH and CP2 is LOW will not cause any changes on the register outputs.

INPUTS OPERATING MODE S Shift Parallel Load L L H X L L H H L L H H L L L L H H H H CP1 CP2 X X DS I h X X X X X X X X X Pn X X Pn X X X X X X X X Q0 L H P0 Q1 q0 q0 P1 Q2 q1 q1 P2 Q3 q2 q2 P3 OUTPUTS
Mode Change
No Change No Change No Change Undetermined Undetermined No Change Undetermined No Change
L = LOW Voltage Level H = HIGH Voltage Level X = Dont Care I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition. h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition. Pn = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the Pn = HIGH to LOW clock transition.
SN54/74LS95B
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input HIGH Current Short Circuit Current (Note 1) Power Supply Current 20 0.4 100 21 0.35 0.5 20 IIH IIL IOS ICC V A mA mA mA mA 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency CP to Output 21 32 ns Min 25 Typ 36 18 27 Max Unit MHz ns VCC = 5.0 V 50 CL = 15 pF F Test Conditions

Limits Symbol tW ts th ts th CP Pulse Width Data Setup Time Data Hold Time Mode Control Setup Time Mode Control Hold Time Parameter Min 20 20 20 20 20 Typ Max Unit ns ns ns ns ns VCC = 5.0 V Test Conditions
SN54/74LS95B
DESCRIPTION OF TERMS SETUP TIME(ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.
AC WAVEFORMS
The shaded areas indicate when the input is permitted to change for predictable output performance.
1.3 V th(L) ts(L)
1.3 V
1.3 V 1.3 V th(H)

*The Data Input is (DS for CP1) or (Pn for CP2).
ts(H) 1.3 V 1.3 V l/fmax tW 1.3 V
CP1 or CP2
tPHL Q 1.3 V
tPLH 1.3 V
Figure 1
(H L ONLY)
(L H ONLY)
(L H ONLY)
S ts(H) ts(L)
1.3 V
1.3 V
STABLE ts(H) th(L OR H) 1.3 V 1.3 V
th(L) CP1 1.3 V tW 1.3 V ts(L) 1.3 V tW ts(H)
ts(L)
th(H) CP2 1.3 V 1.3 V 1.3 V
Figure 2

The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW. The SN54 / 74LS107A is the same as the SN54 / 74LS73A but has corner power pins.

LOW POWER SCHOTTKY

VCC 14 CD1 13 CP1 12 K2 11 CD2 10 CP2 9 J2 8
1 J1
2 Q1
3 Q1
4 K1
5 Q2
6 Q2
7 GND
14 1
LOGIC SYMBOL
1 1 J Q 3 8 J 2 Q 5
14 1
12 CP 9 CP SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
CD 13
11
CD 10

SN54/74LS107A
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 J, K Clear Clock IIH Input HIGH Current J, K Clear Clock Input LOW Current Short Circuit Current (Note 1) Power Supply Current J, K Clear and Clock 20 0.1 0.3 0.4 0.4 0.8 100 6.0 mA VCC = MAX, VIN = 7.0 V 0.35 0.5 20 60 80 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIL IOS ICC
mA mA mA

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, g y Clock to Output Min 30 Typ 45 15 15 20 20 Max Unit MHz ns ns VCC = 5.0 V 50 CL = 15 pF F Test Conditions

Limits Symbol tW tW ts th Parameter Clock Pulse Width Clear Pulse Width Setup Time Hold Time Min 20 25 20 0 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
SN54/74LS109A DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

The SN54 / 74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together. LOGIC DIAGRAM
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY
SET (SD) 5(11) CLEAR (CD) 1(15) CLOCK 4(12)
Q 6(10)

16 1
J 2(14) K 3(13)
Q 7(9)
16 1
16

INPUTS OPERATING MODE SD Set Reset (Clear) *Undetermined Load 1 (Set) Hold Toggle Load 0 (Reset) L H L H H H H CD H L L H H H H J X X X h l h l K X X X h h l l Q H L H H q q L Q L H H L q q H OUTPUTS
SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
5 2 4 3 J SD Q CP K C Q D 1 VCC = PIN 16 GND = PIN 8 11 6 14 J SD Q 12 CP 7 13 K C Q D 15 9 10
* Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable if SD and CD go HIGH simultaneously. H, h = HIGH Voltage Level L, I = LOW Voltage Level X = Dont Care l, h (q) = Lower case letters indicate the state of the referenced input (or output) l, h (q) = one set-up time prior to the LOW to HIGH clock transition.
SN54/74LS109A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Out ut Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current J, K, Clock Set, Clear J, K, Clock Set, Clear IIL IOS ICC Input LOW Current J, K, Clock Set, Clear Output Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 40 0.1 0.2 0.4 0.8 100 8.0 V A 25 2.5 2.7 54 74 0.65 35 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
mA mA mA

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Clock Clear Set to Output Clock, Clear, Min 25 Typ 33 13 25 25 40 Max Unit MHz ns ns VCC = 5.0 V 50 CL = 15 pF F Test Conditions

Limits Symbol tW ts th Parameter Clock High Clear, Set Pulse Width Data Setup Time HIGH Data Setup Time LOW Hold time Min 25 20 20 5.0 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions

The SN54 / 74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOW POWER SCHOTTKY

16 1
Q 5(9) 6(7)
CLEAR (CD) 15(14) J 3(11) 1(13) CLOCK (CP)
SET (SD) 4(10) K 2(12)
16 1
16 1

INPUTS OPERATING MODE SD Set Reset (Clear) *Undetermined Toggle Load 0 (Reset) Load 1 (Set) Hold L H L H H H H CD H L L H H H H J X X X h l h l K X X X h h l l Q H L H q L H q Q L H H q H L q OUTPUTS SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
4 3 1 2 J CP K CD Q 15 VCC = PIN 16 GND = PIN 8 SD Q 5 13 11 J CP 7 10 SD Q 9
* Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable if SD and CD go HIGH simultaneously. H, h = HIGH Voltage Level L, I = LOW Voltage Level X = Dont Care l, h (q) = Lower case letters indicate the state of the referenced input (or output) l, h (q) = one set-up time prior to the HIGH to LOW clock transition.
6 12 K C Q D 14
SN54/74LS112A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Out ut Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 J, K Set, Clear Clock IIH Input HIGH Current J, K Set, Clear Clock J, K Clear, Set, Clk 20 0.35 0.5 20 60 80 0.1 0.3 0.4 0.4 0.8 100 6.0 V A 25 2.5 2.7 54 74 0.65 35 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
mA
IIL IOS ICC
Input LOW Current
mA mA mA
Short Circuit Current (Note 1) Power Supply Current

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock g y Clear, Set to Output Min 30 Typ 45 15 15 20 20 Max Unit MHz ns ns VCC = 5.0 V 50 CL = 15 pF F Test Conditions

Limits Symbol tW tW ts th Parameter Clock Pulse Width High Clear, Set Pulse Width Setup Time Hold Time Min 20 25 20 0 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions

The SN54 / 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOW POWER SCHOTTKY

14 1
Q 5(9) 6(8)
Q N SUFFIX PLASTIC CASE 646-06

1
J 3(11) 1(13) CLOCK (CP)
SET (SD) 4(10) K 2(12)
14
14 1

INPUTS OPERATING MODE SD Set Toggle Load 0 (Reset) Load 1 (Set) Hold L H H H H J X h l h l K X h h l l Q H q L H q Q L q H L q 3 1 2 J CP K Q OUTPUTS SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
4 SD Q 5 13 11 J CP Q 8 10 SD Q 9
H, h = HIGH Voltage Level L, I = LOW Voltage Level X = Dont Care l, h (q) = Lower case letters indicate the state of the referenced input (or output) l, h (q) = one set-up time prior to the HIGH to LOW clock transition.
6 12 K
SN54/74LS113A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Out ut 54 74 54, 74 VOL Output LOW Voltage 74 J, K Set Clock IIH Input HIGH Current J, K Set Clock J, K Set, Clock 20 0.35 0.5 20 60 80 0.1 0.3 0.4 0.4 0.8 100 6.0 V A 2.5 25 2.7 54 74 0.65 3.5 35 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
mA
IIL IOS ICC
Input LOW Current
mA mA mA

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock g y Set to Output Min 30 Typ 45 15 15 20 20 Max Unit MHz ns ns VCC = 5.0 V 50 F CL = 15 pF Test Conditions

Limits Symbol tW tW ts th Parameter Clock Pulse Width High Set Pulse Width Setup Time Hold Time Min 20 25 20 0 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions

The SN54 / 74LS114A offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOW POWER SCHOTTKY

14
Q 5(9) 6(8)
CLEAR (CD) TO OTHER FLIP-FLOP
4(10) SET (SD) K 2(12)

14 1
J 3(11) 13 CLOCK (CP)
14 1

INPUTS OPERATING MODE SD Set Reset (Clear) *Undetermined Toggle Load 0 (Reset) Load 1 (Set) Hold L H L H H H H CD H L L H H H H J X X X h l h l K X X X h h l l Q H L H q L H q Q L H H q H L q 3 13 2 1 VCC = PIN 14 GND = PIN 7 OUTPUTS SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
4 J CP K CD Q SD Q 5 11 J CP 6 12 K C Q D 8 10 SD Q 9
* Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable if SD and CD go HIGH simultaneously. H, h = HIGH Voltage Level L, I = LOW Voltage Level X = Dont Care l, h (q) = Lower case letters indicate the state of the referenced input (or output) l, h (q) = one set-up time prior to the HIGH to LOW clock transition.
SN54/74LS114A

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Out ut 54 74 54, 74 VOL Output LOW Voltage 74 J, K Set Clear Clock IIH Input HIGH Current J, K Set Clear Clock J, K Set Clear, Clock 20 0.35 0.5 20 60 120 160 0.1 0.3 0.6 0.8 0.4 0.8 1.6 100 6.0 V 2.5 25 2.7 54 74 0.65 3.5 35 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 Typ Max Unit V V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
mA
IIL IOS ICC
Input LOW Current
mA mA mA
Output Short Circuit Current (Note 1) Power Supply Current

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock, g y Clear, Set to Output Min 30 Typ 45 15 15 20 20 Max Unit MHz ns ns VCC = 5.0 V 50 F CL = 15 pF Test Conditions

Limits Symbol tW tW ts th Parameter Clock Pulse Width High Clear, Set Pulse Width Setup Time Hold Time Min 20 25 20 0 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
SN54/74LS122 SN54/74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

These dc triggered multivibrators feature pulse width control by three methods. The basic pulse width is programmed by selection of external resistance and capacitance values. The LS122 has an internal timing resistor that allows the circuits to be used with only an external capacitor. Once triggered, the basic pulse width may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear.
RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

LOW POWER SCHOTTKY
Overriding Clear Terminates Output Pulse Compensated for VCC and Temperature Variations DC Triggered from Active-High or Active-Low Gated Logic Inputs Retriggerable for Very Long Output Pulses, up to 100% Duty Cycle Internal Timing Resistors on LS122
16 1
SN54 / 74LS123 (TOP VIEW) (SEE NOTES 1 THRU 4)

1 Rext/ 1 VCC Cext Cext 16 15 14 1Q 13 2Q 12 2 CLR 11 CLR Q Q 4 1Q 5 2Q 6 2 Cext 8 7 2 GND Rext/ Cext
14 1 16 1
2B 10
2A 9
16 1
Q CLR Q 1 1A 2 1B 3 1 CLR
SN54 / 74LS122 (TOP VIEW) (SEE NOTES 1 THRU 4)

VCC 14 Rext/ Cext 13 NC 12 Cext 11 NC 10 Rint 9 Rint Q CLR Q 1 A1 2 A2 3 B1 4 B2 5 CLR 6 Q 7 GND Q 8
14 1
14 1
NC NO INTERNAL CONNECTION.
NOTES: 1. An external timing capacitor may be connected between Cext and Rext/Cext (positive). 2. To use the internal timing resistor of the LS122, connect Rint to VCC. 3. For improved pulse width accuracy connect an external resistor between Rext/Cext and VCC with Rint open-circuited. 4. To obtain variable pulse widths, connect an external variable resistance between Rint/Cext and VCC.
SN54/74LS122 SN54/74LS123
LS122 FUNCTIONAL TABLE
INPUTS CLEAR L X X X H H H H H H H A1 X H X X L L X X H L X A2 X H X X X X L L H X L B1 X X L X H H H H H H H B2 X X X L H H H H H H H OUTPUTS Q L L L L Q H H H H CLEAR L X X H H
LS123 FUNCTIONAL TABLE

INPUTS A X H X L L B X X L H H OUTPUTS Q L L L Q H H H
TYPICAL APPLICATION DATA The output pulse tW is a function of the external components, Cext and Rext or Cext and Rint on the LS122. For values of Cext 1000 pF, the output pulse at VCC = 5.0 V and VRC = 5.0 V (see Figures 1, 2, and 3) is given by tW = K Rext Cext where K is nominally 0.45 If Cext is on pF and Rext is in k then tW is in nanoseconds. The Cext terminal of the LS122 and LS123 is an internal connection to ground, however for the best system performance Cext should be hard-wired to ground. Care should be taken to keep Rext and Cext as close to the monostable as possible with a minimum amount of inductance between the Rext/Cext junction and the Rext/Cext pin. Good groundplane and adequate bypassing should be designed into the system for optimum performance to insure that no false triggering occurs. It should be noted that the Cext pin is internally connected to ground on the LS122 and LS123, but not on the LS221. Therefore, if Cext is hard-wired externally to ground, substitution of a LS221 onto a LS123 socket will cause the LS221 to become non-functional. The switching diode is not needed for electrolytic capacitance application and should not be used on the LS122 and LS123. To find the value of K for Cext 1000 pF, refer to Figure 4. Variations on VCC or VRC can cause the value of K to change, as can the temperature of the LS123, LS122. Figures 5 and 6 show the behavior of the circuit shown in Figures 1 and 2 if separate power supplies are used for VCC and VRC. If VCC is tied to VRC, Figure 7 shows how K will vary with VCC and temperature. Remember, the changes in Rext and Cext with temperature are not calculated and included in the graph. As long as Cext 1000 pF and 5K Rext 260K (SN74LS122 / 123) or 5K Rext 160 K (SN54LS122 / 123), the change in K with respect to Rext is negligible. If Cext 1000 pF the graph shown on Figure 8 can be used to determine the output pulse width. Figure 9 shows how K will change for Cext 1000 pF if VCC and VRC are connected to the same power supply. The pulse width tW in nanoseconds is approximated by tW = 6 + 0.05 Cext (pF) + 0.45 Rext (k) Cext + 11.6 Rext In order to trim the output pulse width, it is necessary to include a variable resistor between VCC and the Rext/Cext pin or between VCC and the Rext pin of the LS122. Figure 10, 11, and 12 show how this can be done. Rext remote should be kept as close to the monostable as possible. Retriggering of the part, as shown in Figure 3, must not occur before Cext is discharged or the retrigger pulse will not have any effect. The discharge time of Cext in nanoseconds is guaranteed to be less than 0.22 Cext (pF) and is typically 0.05 Cext (pF). For the smallest possible deviation in output pulse widths from various devices, it is suggested that Cext be kept 1000 pF.
SN54/74LS122 SN54/74LS123
Symbol VCC TA IOH IOL Rext Cext Rext / Cext Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low External Timing Resistance External Capacitance Wiring Capacitance at Rext / Cext Terminal Parameter 54 74 54 74 54, 74 54 74 54 74 54, 74 54, 74 5.0 5.0 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 0.4 4.0 8.0 180 260 No Restriction 50 pF Unit V C mA mA k
WAVEFORMS
RETRIGGER PULSE B INPUT
(See Application Data)
Q OUTPUT tW OUTPUT WITHOUT RETRIGGER
EXTENDING PULSE WIDTH
B INPUT
CLEAR INPUT
CLEAR PULSE
OUTPUT WITHOUT CLEAR PULSE Q OUTPUT
OVERRIDING THE OUTPUT PULSE
SN54/74LS122 SN54/74LS123
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) LS122 ICC Power Supply Current LS123 20 20 0.4 100 11 mA VCC = MAX 0.35 0.5 20 IIH IIL IOS V A mA mA mA 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tW min tWQ Parameter Propagation Delay, A to Q g y Propagation Delay, A to Q Propagation Delay, B to Q g y Propagation Delay, B to Q Propagation Delay, Clear to Q g y Propagation Delay, Clear to Q A or B to Q A to B to Q 4.0 Min Typ 23 32 23 34 28 20 116 4.5 Max 33 ns 45 44 ns 56 45 ns 27 200 5.0 ns s Cext = 1000 pF, Rext = 10 k, CL = 15 pF, RL = 2.0 k Rext = 5.0 k RL = 2.0 k Cext = 0 CL = 15 pF Unit Test Conditions

Limits Symbol tW Pulse Width Parameter Min 40 Typ Max Unit ns Test Conditions
SN54/74LS122 SN54/74LS123
VCC VRC Rext Cext Cext CLR B2 B1 A2 A1 51 Rext/ Cext LS122 Q GND VCC Q Pout VCC
VCC
VRC Rext
VCC
Cext Cext Rext/ VCC Cext Q CLR 1/2 LS123 B Pin 51 A Q GND
0.1 F Pout
0.1 F
Pin
Figure 1
Figure 2
Pin
Pout
tW
RETRIGGER
Figure 3
10 5K Rext 260K EXTERNAL CAPACITANCE, Cext ( F)
0.1
0.01
0.001
0.3
0.35
0.4
0.45
0.5
0.55
Figure 4
SN54/74LS122 SN54/74LS123
0.55 VRC = 5 V Cext = 1000 pF 0.5 0.5 55C 0C 25C 70C 0.4 125C 0.4 125C 0.4 0C 0.55 VCC = 5 V Cext = 1000 pF 0.5 55C 0.55 Cext = 1000 pF
55C 25C
K
0.45
K
0.45 70C
K
0.45
0C 25C 70C 125C
0.35 4.5
5.5
0.35 4.5
5.5
0.35 4.5 5 5.5
VCC Figure 5. K versus VCC
VRC Figure 6. K versus VRC
VCC = VRC Figure 7. K versus VCC and VRC
100000
10000 t W , OUTPUT PULSE WIDTH (ns)
Rext = 260 k Rext = 160 k
1000
100
Rext = 80 k Rext = 40 k Rext = 20 k Rext = 10 k Rext = 5 k
10
10
100
1000
Cext, EXTERNAL TIMING CAPACITANCE (pF)
Figure 8
SN54/74LS122 SN54/74LS123
0.65
Cext = 200 pF 55C 0.6 0C 25C
70C K 0.55
125C
0.5
4.5
4.75
5 VCC VOLTS
5.25
5.5
Figure 9
VCC Rext REMOTE
PIN 7 OR 15 Cext PIN 6 OR 14
Rext
Figure 10. LS123 Remote Trimming Circuit
SN54/74LS122 SN54/74LS123
VCC PIN 9 OPEN Rext PIN 13 Cext PIN 11 Rext REMOTE
Figure 11. LS122 Remote Trimming Circuit Without Rext
VCC Rext REMOTE
PIN 9 PIN 13
PIN 11
Figure 12. LS122 Remote Trimming Circuit with Rint
QUAD 3-STATE BUFFERS

VCC 14 E 13 D 12 O 11 E 10 D 9 O 8
SN54/74LS125A SN54/74LS126A
QUAD 3-STATE BUFFERS

LOW POWER SCHOTTKY
1 E
2 D
3 O
4 E
5 D
6 O
7 GND J SUFFIX CERAMIC CASE 632-08
LS125A
VCC 14 E 13 D 12 O 11 E 10 D 9 O 8
14 1
14 1
1 E
2 D
3 O
4 E
5 D
6 O
7 GND
14 1
LS126A
TRUTH TABLES LS125A

INPUTS E L L H D L H X OUTPUT L H (Z) INPUTS E H H L D L H X OUTPUT L H (Z)
LS126A ORDERING INFORMATION

L = LOW Voltage Level H = HIGH Voltage Level X = Dont Care (Z) = High Impedance (off)

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 54 74 54 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 1.0 2.6 12 24 Unit V C mA mA
SN54/74LS125A SN54/74LS126A
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL IOZH IOZL IIH IIL IOS ICC Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) LS125A Power Supply Current LS126A 22 40 0.4 225 20 mA VCC = MAX 0.35 0.5 20 20 20 V A A A mA mA mA 2.4 0.25 0.4 V V 2.4 0.65 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VOUT = 2.4 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VIN = 0 V, VE = 4.5 V VIN = 0 V, VE = 0 V

Limits Symbol tPLH tPLH tPHL tPHL tPZH Output Enable Time to HIGH Level Output Enable Time to LOW Level Output Disable Time from HIGH Level Output Disable Time from LOW Level Propagation Delay, g y Data to Output Parameter LS125A LS126A LS125A LS126A LS125A LS126A LS125A LS126A LS125A LS126A LS125A LS126A Min Typ 9.0 9.0 7.0 8.0 12 16 15 21 Max 15 15 ns 18 18 20 ns 25 25 ns 35 20 ns 25 20 ns 25 FIgures 3, 5 3 Figures 4 5 4, VCC = 5.0 V CL = 5 0 pF 5.0 F RL = 667 Figures 3 5 3, Figures 4 5 4, VCC = 5.0 V CL = 45 pF F RL = 667 Figure 2 Unit Test Conditions
tPZL
tPHZ
tPLZ
SN54/74LS125A SN54/74LS126A
VIN VIN
1.3 V tPLH 1.3 V
1.3 V tPHL 1.3 V
1.3 V tPHL
1.3 V tPLH 1.3 V
VOUT
VOUT
1.3 V
Figure 1
Figure 2
VE 1.3 V VE tPZL VOUT 1.3 V tPLZ 1.3 V VOL 0.5 V 1.3 V
VE 1.3 V VE tPZH 1.3 V tPHZ > VOH 1.3 V 0.5 V 1.3 V
VOUT
Figure 3
Figure 4
VCC RL
SW1
TO OUTPUT UNDER TEST
5 k CL SW2
Figure 5 SWITCH POSITIONS

SYMBOL tPZH tPZL tPLZ tPHZ SW1 Open Closed Closed Closed SW2 Closed Open Closed Closed
SN54/74LS132 QUAD 2-INPUT SCHMITT TRIGGER NAND GATE

The SN54 / 74LS132 contains four 2-Input NAND Gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitterfree output signals. Additionally, they have greater noise margin than conventional NAND Gates. Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as one input remains at a more positive voltage than VT+ (MAX), the gate will respond to the transitions of the other input as shown in Figure 1.
QUAD 2-INPUT SCHMITT TRIGGER NAND GATE

LOW POWER SCHOTTKY

14 1
LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)

VCC 14 13 12 11 10 9 8
14 1
14
7 GND
5 V O , OUTPUT VOLTAGE (VOLTS) 4
VCC = 5 V TA = 25C
0.4
0.95 1.2 VIN, INPUT VOLTAGE (VOLTS)
1.8
Figure 1. VIN versus VOUT Transfer Function
SN54/74LS132

Limits Symbol VT+ VT VT + VT VIK VOH Parameter Positive-Going Threshold Voltage Negative-Going Threshold Voltage Hysteresis Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL IT+ IT IIH IIL IOS ICC Output LOW Voltage 74 Input Current at Positive-Going Threshold Input Current at Negative-Going Threshold Input HIGH Current 0.1 Input LOW Current Output Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH Total, Output LOW 20 5.9 8.2 0.4 100 11 14 0.35 0.14 0.18 20 0.5 V mA mA A mA mA mA mA mA 2.7 3.4 0.25 0.4 V 2.5 Min 1.5 0.6 0.4 0.8 0.65 3.4 V 1.5 Typ Max 2.0 1.1 Unit V V V V Test Conditions VCC = 5.0 V VCC = 5.0 V VCC = 5.0 V VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 400 A VIN = VIL MIN A, VCC = MIN, IOL = 4.0 mA, VIN = 2.0 V VCC = MIN, IOL = 8.0 mA, VIN = 2.0 V VCC = 5.0 V, VIN = VT+ VCC = 5.0 V, VIN = VT VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX, VOUT = 0 V VCC = MAX, VIN = 0 V VCC = MAX, VIN = 4.5 V

Limits Symbol tPLH tPHL Parameter Turn-Off Delay, Input to Output Turn-On Delay, Input to Output 3V VIN 0V tPHL tPLH 1.6 V 0.8 V Min Typ Max 22 22 Unit ns ns Test Conditions VCC = 5.0 V CL = 15 pF
VOUT
1.3 V
1.3 V
Figure 2. AC Waveforms
SN54/74LS132
2 V T , THRESHOLD VOLTAGE (VOLTS) V T, HYSTERESIS (VOLTS) TA = 25C VT+
1.6
1.2 VT 0.8 VT
0.4
0 4.5
4.75 5 5.25 VCC, POWER SUPPLY VOLTAGE (VOLTS)
5.5
Figure 3. Threshold Voltage and Hysteresis versus Power Supply Voltage
1.9 V T , THRESHOLD VOLTAGE (VOLTS) V T, HYSTERESIS (VOLTS) 1.7 1.5 1.3 1.1 0.9 0.7 55 VT VT 0 25 75 TA, AMBIENT TEMPERATURE (C) VT+
125
Figure 4. Threshold Voltage and Hysteresis versus Temperature
SN54/74LS133 13-INPUT NAND GATE
13-INPUT NAND GATE

VCC 16 15 14 13 12 11 10 9
LOW POWER SCHOTTKY
8 GND

16 1
16 1
16 1

SN54/74LS133
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH Total, Output LOW 20 0.4 100 0.5 1.1 0.35 0.5 20 IIH IIL IOS ICC V A mA mA mA 2.7 3.5 0.25 0.4 V V 2.5 25 0.65 3.5 35 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
mA

SN74LS136 QUAD 2-INPUT EXCLUSIVE OR GATE

QUAD 2-INPUT EXCLUSIVE OR GATE
LOW POWER SCHOTTKY
VCC 14 13 12 * 11 10 9 * J SUFFIX CERAMIC CASE 632-08
14
* 1 2 3 4 5 6
* 7 GND
1

1
TRUTH TABLE
IN A L L H H B L H L H OUT Z L H H L
14
14 1

Symbol VCC TA VOH IOL Supply Voltage Operating Ambient Temperature Range Output Voltage High Output Current Low Parameter Min 4.75 0 Typ 5.0 25 Max 5.25 70 5.5 8.0 Unit V C V mA
SN74LS136
Limits Symbol VIH VIL VIK IOH VOL Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Current 0.25 Output LOW Voltage 0.35 Input HIGH Current 0.2 Input LOW Current Power Supply Current 0.8 10 0.5 40 IIH IIL ICC V A mA mA mA 0.65 Min 2.0 0.8 1.5 100 0.4 Typ Max Unit V V V A V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay, Other Input LOW Propagation Delay, Other Input HIGH Min Typ 18 18 18 18 Max 30 30 30 30 Unit ns ns VCC = 5.0 V CL = 15 pF, RL = 2.0 k Test Conditions
SN54/74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

3-LINE TO 8-LINE DECODERS/ DEMULTIPLEXERS WITH ADDRESS LATCHES
DATA OUTPUTS VCC 16 Y0 15 Y0 A B C GL G2 G1 Y1 14 Y1 Y2 13 Y2 Y3 12 Y3 Y4 11 Y4 Y5 10 Y5 Y6 Y7
16 1
LOW POWER SCHOTTKY

Y6 9 J SUFFIX CERAMIC CASE 620-09
1 A
2 B SELECT
3 C
4 GL
5 G2 ENABLE
6 G1
8 7 Y7 GND OUTPUT
16 1
16 1

SN54/74LS137
FUNCTION TABLE
INPUTS OUTPUTS ENABLE GL X X L L L L L L L L H G1 X L H H H H H H H H H G2 H X L L L L L L L L L C X X L L L L H H H H X SELECT B X X L L H H L L H H X A X X L H L H L H L H X Y0 H H L H H H H H H H Y1 H H H L H H H H H H Y2 H H H H L H H H H H Y3 H H H H H L H H H H Y4 H H H H H H L H H H Y5 H H H H H H H L H H Y6 H H H H H H H H L H Y7 H H H H H H H H H L
Output corresponding to stored address, L; all others, H
H = high level, L = low level, X = irrelevant
(1)
(15) (14)
Y0 Y1
(13) SELECT INPUTS B (2) (12)
Y2
Y3 DATA OUTPUTS
(11) C (3) (10)
Y4
Y5
(9) GL ENABLE INPUTS (4) (7) G2 G1 (5) (6)
Y6
Y7
SN54/74LS137

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Out ut Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Input LOW Current Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 0.1 0.4 100 18 V A mA mA mA mA 25 2.5 2.7 54 74 0.65 35 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH IIL IOS ICC

Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Time, A, B, C to Y Propagation Delay Time, A, B, C to Y Propagation Delay Time, Enable G2 to Y Propagation Delay Time, Enable G1 to Y Propagation Delay Time, Enable GL to Y Levels of Delay 2 4 3 3 2 2 3 3 3 4 Limits Min Typ 11 25 16 19 13 16 14 18 18 25 Max 17 38 24 29 21 27 21 27 27 38 Unit ns ns ns ns ns VCC = 5.0 V CL = 15 pF Test Conditions

Limits Symbol tW ts th Parameter Pulse Width Enable at GL Setup Time, A, B, C Hold Time, A, B, C Min 15 10 10 Typ Max Unit ns ns ns VCC = 5.0 V Test Conditions
1-OF-8 DECODER/ DEMULTIPLEXER

The LSTTL / MSI SN54 / 74LS138 is a high speed 1-of-8 Decoder / Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
SN54/74LS138
1-OF-8 DECODER / DEMULTIPLEXER

LOW POWER SCHOTTKY
Demultiplexing Capability Multiple Input Enable for Easy Expansion Typical Power Dissipation of 32 mW Active Low Mutually Exclusive Outputs Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 O0 15 O1 14 O2 13 O3 12 O4 11 O5 10 O6 9
16 1
1 A0
2 A1
3 A2
4 E1
5 E2
6 E3
7 O7
8 GND LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.
16 1
PIN NAMES A0 A2 E1, E2 E3 O0 O7 Address Inputs Enable (Active LOW) Inputs Enable (Active HIGH) Input Active LOW Outputs (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
LOGIC DIAGRAM
A2
3 2
A1
1
A0
4
E1 E2 E3
5 6
LOGIC SYMBOL
VCC = PIN 16 GND = PIN 8 = PIN NUMBERS 1 2 3 456 12 3 A0 A1 A2 E
O0 O1 O2 O3 O4 O5 O6 O7
15 14 13 12 11 10 9 7 VCC = PIN 16 GND = PIN 8

7 9 10 11 12 13 14 15
O7
O6
O5
O4
O3
O2
O1
O0
SN54/74LS138
FUNCTIONAL DESCRIPTION The LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with the low power Schottky barrier diode process. The decoder accepts three binary weighted inputs (A0, A1, A2) and when enabled provides eight mutually exclusive active LOW Outputs (O0 O7). The LS138 features three Enable inputs, two active LOW (E1, E2) and one active HIGH (E3). All outputs will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LS138s and one inverter. (See Figure a.) The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.
TRUTH TABLE
INPUTS E1 H X X L L L L L L L L E2 X H X L L L L L L L L E3 X X L H H H H H H H H A0 X X X L H L H L H L H A1 X X X L L H H L L H H A2 X X X L L L L H H H H O0 H H H L H H H H H H H O1 H H H H L H H H H H H O2 H H H H H L H H H H H OUTPUTS O3 H H H H H H L H H H H O4 H H H H H H H L H H H O5 H H H H H H H H L H H O6 H H H H H H H H H L H O7 H H H H H H H H H H L
A0 A1 A2 LS04 A3 A4 H 123 A0 A1 A2 LS138 O0 O1 O2 O3 O4 O5 O6 O7 E A0 A1 A2 LS138 O0 O1 O2 O3 O4 O5 O6 O7 123 E A0 A1 A2 LS138 O0 O1 O2 O3 O4 O5 O6 O7 123 E A0 A1 A2 LS138 O0 O1 O2 O3 O4 O5 O6 O7 123 E
O0
O31
Figure a
SN54/74LS138

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Out ut 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Input LOW Current Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 0.1 0.4 100 10 V A mA mA mA mA 2.5 25 2.7 54 74 0.65 3.5 35 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH IIL IOS ICC

Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Address to Output Propagation Delay Address to Output Propagation Delay E1 or E2 Enable to Output Propagation Delay E3 Enable to Output Levels of Delay 2 2 3 3 2 2 3 3 Limits Min Typ 13 27 18 26 12 21 17 25 Max 20 41 27 39 18 32 26 38 Unit ns ns ns ns Test Conditions
VCC = 5.0 V CL = 15 pF
AC WAVEFORMS
VIN 1.3 V tPHL VOUT 1.3 V 1.3 V tPLH 1.3 V VOUT VIN 1.3 V tPHL 1.3 V tPLH 1.3 V 1.3 V
Figure 1
Figure 2
DUAL 1-OF-4 DECODER/ DEMULTIPLEXER

The LSTTL/MSI SN54/74LS139 is a high speed Dual 1-of-4 Decoder /Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the LS139 can be used as a function generator providing all four minterms of two variables. The LS139 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
SN54/74LS139
DUAL 1-OF-4 DECODER / DEMULTIPLEXER

LOW POWER SCHOTTKY
Schottky Process for High Speed Multifunction Capability Two Completely Independent 1-of-4 Decoders Active Low Mutually Exclusive Outputs Input Clamp Diodes Limit High Speed Termination Effects ESD > 3500 Volts CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 Eb 15 AOb 14 A1b 13 O0b 12 O1b 11 O2b 10 O3b 9

16 1
16 1
1 Ea
2 A0a
3 A1a
4 O0a
5 O1a
6 O2a
8
16 1
O3a GND LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.
PIN NAMES A0, A1 E O0 O3 Address Inputs Enable (Active LOW) Input Active LOW Outputs (Note b)
0.5 U.L. 0.5 U.L. 10 U.L.
LOGIC DIAGRAM
Ea
1 2
LOGIC SYMBOL
1 2 3 15 14 13
A0a A1a
3 15
Eb
14
A0b A1b
13
A0 A1
A0 A1
DECODER a O0 O1 O2 O3
DECODER b O0 O1 O2 O3
12 11 10 9

4 5 6 7 12 11 10 9
O0a
O1a
O2a
O3a
O0b
O1b
O2b
O3b
SN54/74LS139
FUNCTIONAL DESCRIPTION The LS139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs (A0, A1) and provide four mutually exclusive active LOW outputs (O0 O3). Each decoder has an active LOW Enable (E). When E is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the LS139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.
TRUTH TABLE
INPUTS E H L L L L A0 X L H L H A1 X L L H H O0 H L H H H OUTPUTS O1 H H L H H O2 H H H L H O3 H H H H L
E A0 A1 E A0 A1 E A0 A1 E A0 A1
E O0 A0 A1 E O1 A0 A1 E O2 A0 A1 E O3 A0 A1
O0
O1
O2
O3
Figure a

SN54/74LS139

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Out ut Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Input LOW Current Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 0.1 0.4 100 11 V A mA mA mA mA 25 2.5 2.7 54 74 0.65 35 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH MIN MAX or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH IIL IOS ICC

Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Address to Output Propagation Delay Address to Output Propagation Delay Enable to Output Levels of Delay 2 2 3 3 2 2 Limits Min Typ 13 22 18 25 16 21 Max 20 33 29 38 24 32 Unit ns ns ns VCC = 5.0 V CL = 15 pF Test Conditions
AC WAVEFORMS
Figure 1
Figure 2
SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR

The SN54 / 74LS145, 1-of-10 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 10-digit incandescent displays. All outputs remain off for all invalid binary input conditions. It is designed for use as indicator/relay drivers or as an open-collector logic circuit driver. Each of the high breakdown output transistors will sink up to 80 mA of current. Typical power dissipation is 35 mW. This device is fully compatible with all TTL families. Low Power Version of 54 / 74145 Input Clamp Diodes Limit High Speed Termination Effects
1-OF-10 DECODER / DRIVER OPEN-COLLECTOR

LOW POWER SCHOTTKY

VCC 16 P0 15 P1 14 P2 13 P3 12 Q9 11 Q8 10 Q7 9
16 1
16

1
1 Q0
2 Q1
3 Q2
4 Q3
5 Q4
6 Q5
7 Q6
8 GND
PIN NAMES P0, P1, P2, P3 Q0 to Q9 BCD Inputs Outputs (Note b)
LOADING (Note a) HIGH 0.5 U.L. Open Collector LOW 0.25 U.L. 15 (7.5) U.L.
16 1
LOGIC DIAGRAM
P0
INPUTS P1 P2 P3
LOGIC SYMBOL
15 14 13 12 P0 P1 P2 P3
INPUT INVERTERS 0 0 1 1 2 2 3 3
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9
1 2 3 4 5 6 DECODE/DRIVER GATES Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9
7 9 10 11
OUTPUTS
SN54/74LS145
TRUTH TABLE
INPUTS P3 L L L L L L L L H H H H H H H H P2 L L L L H H H H L L L L H H H H P1 L L H H L L H H L L H H L L H H P0 L H L H L H L H L H L H L H L H Q0 L H H H H H H H H H H H H H H H Q1 H L H H H H H H H H H H H H H H Q2 H H L H H H H H H H H H H H H H Q3 H H H L H H H H H H H H H H H H OUTPUTS Q4 H H H H L H H H H H H H H H H H Q5 H H H H H L H H H H H H H H H H Q6 H H H H H H L H H H H H H H H H Q7 H H H H H H H L H H H H H H H H Q8 H H H H H H H H L H H H H H H H Q9 H H H H H H H H H L H H H H H H

Symbol VCC TA VOH IOL Supply Voltage Operating Ambient Temperature Range Output Voltage High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 15 12 24 Unit V C V mA
SN54/74LS145

Limits Symbol VIH VIL VIK IOH VOL Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Current 54, 74 54, 74 Output LOW Voltage 74 54, 74 IIH IIL ICC Input HIGH Current Input LOW Current Power Supply Current 0.25 0.35 2.3 54 74 0.65 Min 2.0 0.7 0.8 1.5 250 0.4 0.5 3.0 20 0.1 0.4 13 V A V V V A mA mA mA Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX IOL = 12 mA IOL = 24 mA IOL = 80 mA VCC = VCC MIN, VIN = VIL or VIH per Truth T bl T h Table
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX, VIN = GND

Limits Symbol tPHL tPLH Propagation Delay Pn Input to Qn Output Parameter Min Typ Max 50 50 Unit ns Test Conditions VCC = 5.0 V CL = 45 pF
AC WAVEFORMS
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V
VOUT
1.3 V
VOUT
1.3 V
Figure 1
Figure 2
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

The SN54 / 74LS147 and the SN54 / 74LS148 are Priority Encoders. They provide priority decoding of the inputs to ensure that only the highest order data line is encoded. Both devices have data inputs and outputs which are active at the low logic level. The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition does not require an input condition because zero is encoded when all nine data lines are at a high logic level. The LS148 encodes eight data lines to three-line (4-2-1) binary (octal). By providing cascading circuitry (Enable Input EI and Enable Output EO) octal expansion is allowed without needing external circuitry. The SN54 / 74LS748 is a proprietary Motorola part incorporating a built-in deglitcher network which minimizes glitches on the GS output. The glitch occurs on the negative going transition of the EI input when data inputs 0 7 are at logical ones. The only dc parameter differences between the LS148 and the LS748 are that (1) Pin 10 (input 0) has a fan-in of 2 on the LS748 versus a fan-in of 1 on the LS148; (2) Pins 1, 2, 3, 4, 11, 12 and 13 (inputs 1, 2, 3, 4, 5, 6, 7) have a fan-in of 3 on the LS748 versus a fan-in of 2 on the LS148. The only ac difference is that tPHL from EI to EO is changed from 40 to 45 ns. SN54 / 74LS147 (TOP VIEW)
OUTPUT VCC 16 NC 15 D 14 D 4 5 1 4 2 5 6 3 6 7 4 7 8 5 8 C 6 C B 7 B 8 GND 3 13 3 INPUTS 2 12 2 1 11 1 9 10 9 A OUTPUT A 9
SN54/74LS147 SN54/74LS148 SN54/74LS748
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

LOW POWER SCHOTTKY

16 1
16 1
16 1
INPUTS
OUTPUTS
SN54 / 74LS148 SN54 / 74LS748 (TOP VIEW)

OUTPUTS VCC 16 EO 15 EO 4 5 1 4 2 5 6 3 6 INPUTS 7 4 7 EI 5 E1 A2 6 A2 GS 14 GS 3 13 3 INPUTS 2 12 2 1 11 1 0 10 0 A0 A1 7 A1 8 GND OUTPUT A0 9
OUTPUTS
SN54/74LS147 SN54/74LS148 SN54/74LS748

SN54 / 74LS148 SN54 / 74LS748 FUNCTION TABLE
OUTPUTS 6 H X X X L H H H H H 7 H X X L H H H H H H 8 H X L H H H H H H H 9 H L H H H H H H H H D H L L H H H H H H H C H H H L L L L H H H B H H H L L H H L L H A H L H L H L H L H L EI H L L L L L L L L L 0 X H X X X X X X X L 1 X H X X X X X X L H INPUTS 2 X H X X X X X L H H 3 X H X X X X L H H H 4 X H X X X L H H H H 5 X H X X L H H H H H 6 X H X L H H H H H H 7 X H L H H H H H H H A2 H H L L L L H H H H OUTPUTS A1 H H L L H H L L H H A0 H H L H L H L H L H GS H H L L L L L L L L EO H L H H H H H H H H
SN54 / 74LS147 FUNCTION TABLE

INPUTS 1 H X X X X X X X X L 2 H X X X X X X X L H 3 H X X X X X X L H H 4 H X X X X X L H H H 5 H X X X X L H H H H
H = HIGH Logic Level, L = LOW Logic Level, X = Irrelevant
FUNCTIONAL BLOCK DIAGRAMS
(11) 0 (12) (9) (13) 2 (1) 3 (2) (7) B 4 A 1
(10) (15) (11) (14) EO GS
(12) (8) A0
4 5
(13) (1) (7)
6 7
(3) 5 (4) (6) 6
(2)
A1
(3)
8 9
(5) 7 (10) (14) D
(4) (5) EI
(6)
A2
SN54 / 74LS147
SN54 / 74LS148
SN54/74LS147 SN54/74LS148 SN54/74LS748

FUNCTIONAL BLOCK DIAGRAMS (continued)
G31
(10) 0 (11) 1 G2 (12) 2 G3 (13) 3 G4 4 (1) G5 5 6 (2) G6 (3) G7 7 EI (4) G8 (5) G1 G12 G11 G10 G9
G13
(15) (14) G29 (9) G18
EO GS
A0
(7) G23
A1
(6) G28
A2
SN54 / 74LS748
SN54/74LS147 SN54/74LS148 SN54/74LS748


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current All Others Input 0 (LS748) Inputs 1 7 (LS148) Inputs 1 7 (LS748) All Others Input 0 (LS748) Inputs 1 7 (LS148) Inputs 1 7 (LS748) Input LOW Current All Others Input 0 (LS748) Inputs 1 7 (LS148) Inputs 1 7 (LS748) Short Circuit Current (Note 1) Power Supply Current Output HIGH Output LOW 20 0.35 0.5 20 40 40 60 0.1 0.2 0.2 0.3 0.4 0.8 0.8 1.2 100 17 20 V 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
IIL
mA
IOS ICCH ICCL
mA mA mA
VCC = MAX VCC = MAX, All Inputs = 4.5 V VCC = MAX, Inputs 7 & E1 = GND All Other Inputs = 4.5 V
SN54/74LS147 SN54/74LS148 SN54/74LS748
AC CHARACTERISTICS (VCC = 5.0 V, TA = 25C) SN54 / 74LS147

Symbol tPLH tPHL tPLH tPHL Any Any From (Input) Any To (Output) Any Limits Waveform In-phase output Out-of-phase output Min Typ 12 12 21 15 Max 18 ns 18 33 ns 23 CL = 15 pF, RL = 2.0 k Unit Test Conditions
SN54 / 74LS148 SN54 / 74LS748

Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL EI EO EI GS EI A0, A1, A0 A1 or A2 0 thru 7 GS 0 thru 7 EO 1 thru 7 A0, A1, A0 A1 or A2 From (Input) 1 thru 7 To (Output) A0, A1, A0 A1 or A2 Limits Waveform In-phase output Out-of-phase output Out-of-phase output In-phase output In-phase output In-phase output In-phase In phase output Min Typ 14 15 20 16 7.0 25 35 9.0 16 12 12 14 12 28 30 Max 18 ns 25 36 ns 29 18 ns 40 55 ns 21 25 ns 25 17 ns 36 21 40 45 ns (LS148) (LS748) CL = 15 pF, F RL = 2.0 k Unit Test Conditions
SN54/74LS151 8-INPUT MULTIPLEXER

The TTL / MSI SN54 / 74LS151 is a high speed 8-input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS151 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.
8-INPUT MULTIPLEXER
LOW POWER SCHOTTKY
Schottky Process for High Speed Multifunction Capability On-Chip Select Logic Decoding Fully Buffered Complementary Outputs Input Clamp Diodes Limit High Speed Termination Effects

VCC 16 I4 15 I5 14 I6 13 I7 12 S0 11 S1 10 S2 9
16 1
16 1
1 I3
2 I2
3 I1
4 I0
5 Z
6 Z
7 E
8 GND
16 1
PIN NAMES S0 S2 E I0 I7 Z Z Select Inputs Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b) Complementary Multiplexer Output (Note b)
LOADING (Note a) HIGH 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L. LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
LOGIC SYMBOL
7 4 3 2 1 15 14 13 12 E I0 I1 I2 I3 I4 I5 I6 I7 S0 S1 S2 Z Z 6 5
11 10 9
SN54/74LS151
LOGIC DIAGRAM
S2 S1 S0 E
11 7 9 10
I0
4
I1
3
I2
2
I3
1
I4
15
I5
14
I6
13
I7
12
FUNCTIONAL DESCRIPTION The LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S0, S1, S2. Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:
Z = E (I0 S0 S1 S2 + I1 S0 S1 S2 + I2 S0 S1 S2 + I3 S0 S1 S2 + I4 S0 S1 S2 + I5 S0 S1 S2 + I6 S0 S1 S2 + I7 S0 S1 S2). The LS151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the LS151 can provide any logic function of four variables and its negation.
TRUTH TABLE
E H L L L L L L L L L L L L L L L L S2 X L L L L L L L L H H H H H H H H S1 X L L L L H H H H L L L L H H H H S0 X L L H H L L H H L L H H L L H H I0 X L H X X X X X X X X X X X X X X I1 X X X L H X X X X X X X X X X X X I2 X X X X X L H X X X X X X X X X X I3 X X X X X X X L H X X X X X X X X I4 X X X X X X X X X L H X X X X X X I5 X X X X X X X X X X X L H X X X X I6 X X X X X X X X X X X X X L H X X I7 X X X X X X X X X X X X X X X L H Z H H L H L H L H L H L H L H L H L Z L L H L H L H L H L H L H L H L H
SN54/74LS151

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Input LOW Current Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 0.1 0.4 100 10 V A mA mA mA mA 2.5 2.7 54 74 0.65 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 Typ Max Unit V V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH , , or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH IIL IOS ICC

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Select to Output Z Propagation Delay Select to Output Z Propagation Delay Enable to Output Z Propagation Delay Enable to Output Z Propagation Delay Data to Output Z Propagation Delay Data to Output Z Min Typ 27 18 14 20 26 20 15 18 20 16 13 12 Max 43 30 23 32 42 32 24 30 32 26 21 20 Unit ns ns ns ns ns ns Test Conditions
VCC = 5.0 V CL = 15 pF
AC WAVEFORMS
Figure 1
Figure 2

The LSTTL / MSI SN54 / 74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the LS153 can generate any two functions of three variables. The LS153 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
SN54/74LS153

LOW POWER SCHOTTKY
Multifunction Capability Non-Inverting Outputs Separate Enable for Each Multiplexer Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. 16

1
1 Ea
2 S1
3 I3a
4 I2a
5 I1a
6 I0a
7 Za
8 GND LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.
16 1
PIN NAMES S0 E I0, I1 Z Common Select Input Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
16 1
LOGIC DIAGRAM
Ea I0a
1 6 5
I1a
4
I2a
3
I3a
2
S1
14
S0
10
I0b
11
I1b
12
I2b
13
I3b Eb
15
LOGIC SYMBOL
6 5 4 3
10 11 12 13 15 I0b I1b I2b I3b Eb
14 2
Ea I0a I1a I2a I3a S0 Sa Za 7
Zb 9
Za

9
Zb
SN54/74LS153
FUNCTIONAL DESCRIPTION The LS153 is a Dual 4-input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs (S0, S1). The two 4-input multiplexer circuits have individual active LOW Enables (Ea, Eb) which can be used to strobe the outputs independently. When the Enables (Ea, Eb) are HIGH, the corresponding outputs (Za, Zb) are forced LOW. The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below. Za = Ea (I0a S1 S0 + I1a S1 S0 + I2a S1 S0 + I3a S1 S0) Zb = Eb (I0b S1 S0 + I1b S1 S0 + I2b S1 S0 + I3b S1 S0) The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.
TRUTH TABLE
SELECT INPUTS S0 X L L H H L L H H S1 X L L L L H H H H E H L L L L L L L L INPUTS (a or b) I0 X L H X X X X X X I1 X X X L H X X X X I2 X X X X X L H X X I3 X X X X X X X L H OUTPUT Z L L H L H L H L H

SN54/74LS153

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Data to Output Propagation Delay Select to Output Propagation Delay Enable to Output Min Typ 10 17 19 25 16 21 Max 15 26 29 38 24 32 Unit ns ns ns Figure 2 Figure 1 Figure 2 VCC = 5.0 V CL = 15 pF Test Conditions
AC WAVEFORMS
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V
VOUT
1.3 V
VOUT
1.3 V
Figure 1
Figure 2
DUAL 1-OF-4 DECODER/ DEMULTIPLEXER

The SN54 / 74LS155 and SN54 / 74LS156 are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder a has an Enable gate with one active HIGH and one active LOW input. Decoder b has two active LOW Enable inputs. If the Enable functions are satisfied, one output of each decoder will be LOW as selected by the address inputs. The LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications. The LS155 and LS156 are fabricated with the Schottky barrier diode process for high speed and are completely compatible with all Motorola TTL families.
SN54/74LS155 SN54/74LS156
DUAL 1-OF-4 DECODER / DEMULTIPLEXER

LS156-OPEN-COLLECTOR LOW POWER SCHOTTKY
Schottky Process for High Speed Multifunction Capability Common Address Inputs True or Complement Data Demultiplexing Input Clamp Diodes Limit High Speed Termination Effects ESD > 3500 Volts

16 1
16

1

VCC 16 Eb 15 Eb 14 A0 13 O3b 12 O2b 11 O1b 10 O0b 9
16 1
1 Ea 2 Ea 3 A1 4 O3a 5 O2a 6 O1a 8 7 O0a GND SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
PIN NAMES A0, A1 Ea, Eb Ea O0 O3 Address Inputs Enable (Active LOW) Inputs Enable (Active HIGH) Input Active LOW Outputs (Note b) LOADING (Note a) HIGH 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 0 1 1 2 13 3 14 15
E DECODER a 2 3
A0 A1
A0 A1 0 1
E DECODER b 2 3
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The HIGH level drive for the LS156 must be established by an external resistor.
10 11 12
SN54/74LS155 SN54/74LS156
LOGIC DIAGRAM
1
Ea Ea
2 13
A0
A1
3 14
Eb Eb
15
10
11
12
O0a
O1a
O2a
O3a
O0b
O1b
O2b
O3b
FUNCTIONAL DESCRIPTION The LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A0, A1) and provides four mutually exclusive active LOW outputs (O0 O3). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH. Each decoder section has a 2-input enable gate. The enable gate for Decoder a requires one active HIGH input and one active LOW input (EaEa). In demultiplexing applications, Decoder a can accept either true or complemented data by using the Ea or Ea inputs respectively. The enable gate for Decoder b requires two active LOW inputs (EbEb). The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying Ea to Eb and relabeling the common connection as (A2). The other Eb and Ea are connected together to form the common enable. The LS155 and LS156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in Fig. a. The LS156 has the further advantage of being able to
AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below. f = (E + A0 + A1) (E + A0 + A1) (E + A0 + A1) (E + A0 + A1) where E = Ea + Ea; E = Eb + Eb
E A0 A1 E A0 A1 E A0 A1 E A0 A1 E O0 A0 A1 E O1 A0 A1 E O2 A0 A1 E O3 A0 A1 O0
O1
O2
O3
Figure a
TRUTH TABLE
ADDRESS A0 X X L H L H A1 X X L L H H ENABLE a Ea L X H H H H Ea X H L L L L O0 H H L H H H OUTPUT a O1 H H H L H H O2 H H H H L H O3 H H H H H L ENABLE b Eb H X L L L L Eb X H L L L L O0 H H L H H H OUTPUT b O1 H H H L H H O2 H H H H L H O3 H H H H H L
SN54/74LS155


Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Address, Ea or Eb to Output Propagation Delay Address to Output Propagation Delay Ea to Output Min Typ 10 19 17 19 18 18 Max 15 30 26 30 27 27 Unit ns ns ns Figure 1 Figure 2 Figure 1 VCC = 5.0 V CL = 15 pF Test Conditions
AC WAVEFORMS
VIN 1.3 V tPHL VOUT 1.3 V 1.3 V tPLH 1.3 V VOUT 1.3 V tPHL 1.3 V 1.3 V tPLH 1.3 V
VIN
Figure 1
Figure 2
SN54/74LS156

Limits Symbol VIH VIL VIK IOH VOL Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Current Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Power Supply Current 0.4 10 0.35 0.5 20 IIH IIL ICC V A mA mA mA 54, 74 54, 74 0.25 0.65 0.8 1.5 100 0.4 V A V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Address, Ea or Eb to Output Propagation Delay Address to Output Propagation Delay Ea to Output Min Typ 25 34 31 34 32 32 Max 40 51 46 51 48 48 Unit ns ns ns Figure 1 Figure 2 Figure 1 VCC = 5.0 V CL = 15 pF RL = 2.0 k Test Conditions
AC WAVEFORMS
VIN
Figure 1
Figure 2

The LSTTL / MSI SN54 / 74LS157 is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The LS157 can also be used to generate any four of the 16 different functions of two variables. The LS157 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
SN54/74LS157

LOW POWER SCHOTTKY
Schottky Process for High Speed Multifunction Capability Non-Inverting Outputs Input Clamp Diodes Limit High Speed Termination Effects Special Circuitry Ensures Glitch Free Multiplexing ESD > 3500 Volts CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 E 15 I0c 14 I1c 13 Zc 12 I0d 11 I1d 10 Zd 9

1
1 S
2 I0a
3 I1d
4 Za
5 I0b
6 I1b
7 Zb
8 GND LOADING (Note a) HIGH LOW 0.5 U.L. 0.5 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.
16 1
PIN NAMES S E I0a I0d I1a I1d Za Zd Common Select Input Enable (Active LOW) Input Data Inputs from Source 0 Data Inputs from Source 1 Multiplexer Outputs (Note b)
1.0 U.L. 1.0 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
16 1
LOGIC DIAGRAM
I0a
2 3
I1a
5
I0b
6
I1b
14
I0c
13
I1c
11
I0d
10
I1d E S
15 1
LOGIC SYMBOL
15 2 3 5 6 14 13 11 10
E I0a I1a I0b I1b I0c I1c I0d I1d 1 S Za Zb Zc Zd
12
12
VCC = PIN 16 GND = PIN 8 = PIN NUMBERS Zd
Za
Zb
Zc
SN54/74LS157
FUNCTIONAL DESCRIPTION The LS157 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S). The Enable Input (E) is active LOW. When E is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The LS157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are:
Za = E (I1a S + I0a S) Zc = E (I1c S + I0c S)
Zb = E (I1b S + I0b S) Zd = E (I1d S + I0d S)
A common use of the LS157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.
TRUTH TABLE
ENABLE E H L L L L
SELECT INPUT S X H H L L
INPUTS I0 X X X L H I1 X L H X X
OUTPUT Z L L H L H

SN54/74LS157
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current I0, I1 E, S I0, I1 E, S IIL IOS ICC Input LOW Current I0, I1 E, S Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 40 0.1 0.2 0.4 0.8 100 16 V A 2.5 2.7 54 74 0.65 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
mA mA mA

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Data to Output Propagation Delay Enable to Output Propagation Delay Select to Output Min Typ 9.0 9.0 13 14 15 18 Max 14 14 20 21 23 27 Unit ns ns ns Figure 2 Figure 1 Figure 2 VCC = 5.0 V CL = 15 pF Test Conditions
AC WAVEFORMS
VIN
Figure 1
Figure 2

The LSTTL / MSI SN54L / 74LS158 is a high speed Quad 2-input Multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The LS158 can also generate any four of the 16 different functions of two variables. The LS158 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
SN54/74LS158

LOW POWER SCHOTTKY
Schottky Process for High Speed Multifunction Capability Inverted Outputs Input Clamp Diodes Limit High Speed Termination Effects ESD > 3500 Volts Special Circuitry Ensures Glitch Free Multiplexing CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 E 15 I0c 14 I1c 13 Zc 12 I0d 11 I1d 10 Zd 9

1
1 S
2 I0a
3 I1a
4 Za
5 I0b
6 I1b
7 Zb
8 GND LOADING (Note a) HIGH LOW 0.5 U.L. 0.5 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.
16 1
PIN NAMES S E I0a I0d I1a I1d Za Zd Common Select Input Enable (Active LOW) Input Data Inputs from Source 0 Data Inputs from Source 1 Inverted Outputs (Note b)
1.0 U.L. 1.0 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
16 1
LOGIC DIAGRAM
I0a
2 3
I1a
5
I0b
6
I1b
14
I0c
13
I1c
11
I0d
10
I1d E S
15 1
LOGIC SYMBOL
15 2 3 5 6 14 13 11 10
E I0a I1a I0b I1b I0c I1c I0d I1d 1 S Za Zb Zc Zd
12
12
VCC = PIN 16 GND = PIN 8 = PIN NUMBERS Zd
Za
Zb
Zc
SN54/74LS158
FUNCTIONAL DESCRIPTION The LS158 is a Quad 2-input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S) and presents the data in inverted form at the four outputs. The Enable Input (E) is active LOW. When E is HIGH, all of the outputs (Z) are forced HIGH regardless of all other inputs. The LS158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is deter-
mined by the logic levels supplied to the Select Input. A common use of the LS158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.
TRUTH TABLE
ENABLE E H L L L L
SELECT INPUT S X L L H H
INPUTS I0 X L H X X I1 X X X L H
OUTPUT Z H H L H L

SN54/74LS158
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current I0, I1 E, S I0, I1 E, S IIL IOS ICC Input LOW Current I0, I1 E, S Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 40 0.1 0.2 0.4 0.8 100 8.0 V A mA 2.5 2.7 54 74 0.65 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA mA mA
VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX All inputs at 4.5 V. All outputs open. All other input combinations. All outputs open.
ICC
Power Supply Current
11
mA
VCC = MAX

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Data to Output Propagation Delay Enable to Output Propagation Delay Select to Output Min Typ 7.0 10 11 18 13 16 Max 12 15 17 24 20 24 Unit ns ns ns Figure 2 Figure 1 Figure 2 VCC = 5.0 V CL = 15 pF Test Conditions
AC WAVEFORMS
VIN
Figure 1
Figure 2
BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS

The LS160A / 161A / 162A / 163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160A and LS162A count modulo 10 (BCD). The LS161A and LS163A count modulo 16 (binary.) The LS160A and LS161A have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162A and LS163A have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.
BCD (Modulo 10) Asynchronous Reset Synchronous Reset LS160A LS162A Binary (Modulo 16) LS161A LS163A
SN54/74LS160A SN54/74LS161A SN54/74LS162A SN54/74LS163A

BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS
LOW POWER SCHOTTKY

16 1
Synchronous Counting and Loading Two Count Enable Inputs for High Speed Synchronous Expansion Terminal Count Fully Decoded Edge-Triggered Operation Typical Count Rate of 35 MHz ESD > 3500 Volts CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 TC 15 Q0 14 Q1 13 Q2 12 Q3 11 CET 10 PE 9
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A
16 1
16 1
1 *R
2 CP
3 P0
4 P1
5 P2
6 P3
8 7 CEP GND
PIN NAMES PE P0 P3 CEP CET CP MR SR Q0 Q3 TC Parallel Enable (Active LOW) Input Parallel Inputs Count Enable Parallel Input Count Enable Trickle Input Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input Synchronous Reset (Active LOW) Input Parallel Outputs (Note b) Terminal Count Output (Note b)
LOADING (Note a) HIGH 1.0 U.L. 0.5 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 0.5 U.L. 1.0 U.L. 10 U.L. 10 U.L. LOW 0.5 U.L. 0.25 U.L. 0.25 U.L. 0.5 U.L. 0.25 U.L. 0.25 U.L. 0.5 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
LOGIC SYMBOL
9 3 4 5 6
7 10 2
PE P0 P1 P2 P3 CEP CET CP TC 15
*R Q0 Q1 Q2 Q3
1 14 13 12 11 VCC = PIN 16 GND = PIN 8

*MR for LS160A and LS161A *SR for LS162A and LS163A
STATE DIAGRAM
LS160A LS162A 0 1 2 3 4 0 LS161A LS163A
LOGIC EQUATIONS
15
15
14
14
Count Enable = CEP CET PE TC for LS160A & LS162A = CET Q0 Q1 Q2 Q3 TC for LS161A & LS163A = CET Q0 Q1 Q2 Q3 Preset = PE CP + (rising clock edge) Reset = MR (LS160A & LS161A) Reset = SR CP + (rising clock edge) Reset = (LS162A & LS163A)
13
13
12
11
10
12
11
10
NOTE: The LS160A and LS162A can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14, or 15, it will return to its normal sequence within two clock pulses.
FUNCTIONAL DESCRIPTION The LS160A / 161A / 162A / 163A are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. The counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the LS160A and LS161A) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs. Three control inputs Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and PE inputs are HIGH. When the PE is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET can be used to inhibit the count sequence. With the PE held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits. The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state. The LS160A and LS162A count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do not generate a TC output. The LS161A and LS163A count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state 0 (LLLL). The Master Reset (MR) of the LS160A and LS161A is asynchronous. When the MR is LOW, it overrides all other input conditions and sets the outputs LOW. The MR pin should never be left open. If not used, the MR pin should be tied through a resistor to VCC, or to a gate output which is permanently set to a HIGH logic level. The active LOW Synchronous Reset (SR) input of the LS162A and LS163A acts as an edge-triggered control input, overriding CET, CEP and PE, and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.
MODE SELECT TABLE

*SR L H H H H PE X L H H H CET X X H L X CEP X X H X L Action on the Rising Clock Edge ( RESET (Clear) LOAD (Pn Qn) COUNT (Increment) NO CHANGE (Hold) NO CHANGE (Hold) )
*For the LS162A and *LS163A only. H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care

LS160A and LS161A DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current MR, Data, CEP, Clock PE, CET MR, Data, CEP, Clock PE, CET IIL IOS ICC Input LOW Current MR, Data, CEP, Clock PE, CET Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH Total, Output LOW 20 0.35 0.5 20 40 0.1 0.2 0.4 0.8 100 31 32 V A mA 2.5 2.7 54 74 0.65 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA mA mA
LS162A and LS163A DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Data, CEP, Clock PE, CET, SR Data, CEP, Clock PE, CET, SR IIL IOS ICC Input LOW Current Data, CEP, Clock, PE, SR CET Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH Total, Output LOW 20 0.35 0.5 20 40 0.1 0.2 0.4 0.8 100 31 32 V A mA 2.5 2.7 54 74 0.65 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 V V V V Typ Max Unit V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA mA mA

Limits Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Maximum Clock Frequency Propagation Delay Clock to TC Propagation Delay Clock to Q Propagation Delay CET to TC MR or SR to Q Min 25 Typ 32 20 18 13 18 9.0 9.0 20 35 35 24 27 14 14 28 Max Unit MHz ns ns ns ns VCC = 5.0 V CL = 15 pF Test Conditions

Limits Symbol tWCP tW ts ts th th trec
*CEP, CET or DATA
Parameter Clock Pulse Width Low MR or SR Pulse Width Setup Time, other* Setup Time PE or SR Hold Time, data Hold Time, other Recovery Time MR to CP
Min 25 20 20 25 3 0 15
Typ
Max
Unit ns ns ns ns ns ns ns
Test Conditions
VCC = 5.0 V
DEFINITION OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.
AC WAVEFORMS
tW(H) CP 1.3 V tPHL Q 1.3 V
tW(L) 1.3 V tPLH 1.3 V OTHER CONDITIONS: PE = MR (SR) = H CEP = CET = H
MR
1.3 V
tW trec 1.3 V OTHER CONDITIONS: PE = L P0 = P1 = P2 = P3 = H
CP Q0 Q1 Q2 Q3
tPHL 1.3 V
Figure 1. Clock to Output Delays, Count Frequency, and Clock Pulse Width
Figure 2. Master Reset to Output Delay, Master Reset Pulse Width, and Master Reset Recovery Time

AC WAVEFORMS (continued) COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS
The positive TC pulse occurs when the outputs are in the (Q0 Q1 Q2 Q3) state for the LS160 and LS162 and the (Q0 Q1 Q2 Q3) state for the LS161 and LS163.
CET
1.3 V tPLH
1.3 V tPHL 1.3 V
TC
1.3 V
Figure 3
OTHER CONDITIONS: CP = PE = CEP = MR = H
CLOCK TO TERMINAL COUNT DELAYS

CP The positive TC pulse is coincident with the output state (Q0 Q1 Q2 Q3) state for the LS161 and LS163 and (Q0 Q1 Q2 Q3) for the LS161 and LS163.
1.3 V tPLH
1.3 V
1.3 V tPHL 1.3 V
TC
1.3 V
Figure 4
OTHER CONDITIONS: PE = CEP = CET = MR = H
CP
1.3 V th(H) = 0 1.3 V ts(L) 1.3 V
1.3 V th(L) = 0 1.3 V
SETUP TIME (ts) AND HOLD TIME (th) FOR PARALLEL DATA INPUTS
The shaded areas indicate when the input is permitted to change for predictable output performance. P0 P1 P2 P3
ts(H)
Q0 Q1 Q2 Q3
Figure 5
OTHER CONDITIONS: PE = L, MR = H
SETUP TIME (ts) AND HOLD TIME (th) FOR COUNT ENABLE (CEP) AND (CET) AND PARALLEL ENABLE (PE) INPUTS
The shaded areas indicate when the input is permitted to change for predictable output performance. 1.3 V th (L) = 0 1.3 V PARALLEL LOAD (See Fig. 5) Q RESPONSE TO PE RESET Q RESPONSE TO SR COUNT OR LOAD Q OTHER CONDITIONS: PE = H, MR = H ts(H) 1.3 V CP th(H) = 0 1.3 V COUNT MODE (See Fig. 7) CEP ts(H) CET 1.3 V ts(H)
CP ts(L) SR or PE
1.3 V th(H) = 0 1.3 V th(H) = 0 1.3 V COUNT ts(L)
1.3 V th(L) = 0 1.3 V ts(L) 1.3 V HOLD
1.3 V
th(L) = 0 1.3 V HOLD
Figure 6
Figure 7
SN54/74LS164 SERIAL-IN PARALLEL-OUT SHIFT REGISTER

The SN54 / 74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.
SERIAL-IN PARALLEL-OUT SHIFT REGISTER

LOW POWER SCHOTTKY
Typical Shift Frequency of 35 MHz Asynchronous Master Reset Gated Serial Data Input Fully Synchronous Data Transfers Input Clamp Diodes Limit High Speed Termination Effects ESD > 3500 Volts
14 1

VCC 14 Q7 13 Q6 12 Q5 11 Q4 10 MR 9 CP 8
14
1 A
2 B
3 Q0
4 Q1
5 Q2
6 Q3
7 GND
SN54LSXXXJ SN74LSXXXN SN74LSXXXD PIN NAMES A, B CP MR Q0 Q7 Data Inputs Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input Outputs (Note b) LOADING (Note a) HIGH 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. Ceramic Plastic SOIC
LOGIC SYMBOL
1 2 8 A LS164 B 8-BIT SHIFT REGISTER CP MR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 9 3 4 5 6 10 11 12 13
SN54/74LS164
LOGIC DIAGRAM
1 2
A D B CD CD CD CD CD CD CD CD CP MR VCC = PIN 14 GND = PIN 7 = PIN NUMBERS Q0

3
Q1
4
Q2
5
Q3
6
Q4
10
Q5
11
Q6
12
Q7
13
FUNCTIONAL DESCRIPTION The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together. Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q0 the logical AND of the two data inputs (AB) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

OPERATING MODE Reset (Clear) Shift INPUTS MR L H H H H A X I I h h B X I h I h OUTPUTS Q0 L L L L H Q1Q7 LL q0 q6 q0 q6 q0 q6 q0 q6
L (l) = LOW Voltage Levels H (h) = HIGH Voltage Levels X = Dont Care qn = Lower case letters indicate the state of the referenced input or output one qn = set-up time prior to the LOW to HIGH clock transition.

SN54/74LS164
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current 20 0.4 100 27 0.35 0.5 20 IIH IIL IOS ICC V A mA mA mA mA 2.7 3.5 0.25 0.4 V 2.5 0.65 3.5 V 0.8 1.5 V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIH or VIL per Truth Table

Limits Symbol fMAX tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay MR to Output Q Propagation Delay Clock to Output Q Min 25 Typ 36 24 17 21 36 27 32 Max Unit MHz ns ns VCC = 5.0 V CL = 15 pF F Test Conditions

Limits Symbol tW ts th trec Parameter CP, MR Pulse Width Data Setup Time Data Hold Time MR to Clock Recovery Time Min 20 15 5.0 20 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
SN54/74LS164
AC WAVEFORMS
I/fmax 1.3 V CP tPHL Q 1.3 V CONDITIONS: MR = H tPLH 1.3 V tW 1.3 V 1.3 V
MR
1.3 V tW
1.3 V trec 1.3 V
CP tPHL Q 1.3 V
Figure 1. Clock to Output Delays and Clock Pulse Width
Figure 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time
1/fmax tW CP 1.3 V ts(H) D * 1.3 V 1.3 V 1.3 V ts(L) 1.3 V 1.3 V
th(H) 1.3 V
th(L) 1.3 V
1.3 V
1.3 V
Figure 3. Data Setup and Hold Times
8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER

The SN54 / 74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.
SN54/74LS165
8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER

LOW POWER SCHOTTKY

VCC 16 CP2 15 P3 14 P2 13 P1 12 P0 11 DS 10 Q7 9
1 PL
2 CP1
3 P4
4 P5
5 P6
6 P7
7 Q7
8 GND
16 1
PIN NAMES CP1, CP2 DS PL P0 P7 Q7 Q7 Clock (LOW-to-HIGH Going Edge) Inputs Serial Data Input Asynchronous Parallel Load (Active LOW) Input Parallel Data Inputs Serial Output from Last State (Note b) Complementary Output (Note b)
LOADING (Note a) HIGH 0.5 U.L. 0.5 U.L. 1.5 U.L. 0.5 U.L. 10 U.L. 10 U.L. LOW 0.25 U.L. 0.25 U.L. 0.75 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
16 1
TRUTH TABLE
CP PL 1 L H H H H X L H 2 X Q0 P0 DS Q0 DS Q0 Q1 P1 Q0 Q1 Q0 Q1 Q2 P2 Q1 Q2 Q1 Q2 Q3 P3 Q2 Q3 Q2 Q3 Q4 P4 Q3 Q4 Q3 Q4 Q5 P5 Q4 Q5 Q4 Q5 Q6 P6 Q5 Q6 Q5 Q6 Q7 P7 Q6 Q7 Q6 Q7 Parallel Entry Right Shift No Change Right Shift No Change CONTENTS RESPONSE
LOGIC SYMBOL
1 11 12 13 14 3 4 5 6 PL P0 P1 P2 P3 P4 P5 P6 P7 DS Q7 CP Q7
10 2 15
L H
9 7
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial
SN54/74LS165
LOGIC DIAGRAM
11 12 13 14 3 4 5 6
P0
P1
P2
P3
P4
P5
P6
P7
10 DS 2 CP1 15 CP2 1 PL
PRESET S Q0 CP R C Q0 L
FUNCTIONAL DESCRIPTION The SN54/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the PL signal is LOW. The parallel data can change while PL is LOW, provided that the recommended setup and hold times are observed. For clock operation, PL must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by
applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

SN54/74LS165
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Other Inputs PL Input Other Inputs PL Input IIL IOS ICC Input LOW Current Other Inputs PL Input Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 60 0.1 0.3 0.4 1.2 100 36 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
mA mA mA

Limits Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Maximum Input Clock Frequency Propagation Delay PL to Output Propagation Delay Clock to Output Propagation Delay P7 to Q7 Propagation Delay P7 to Q7 Min 25 Typ 35 22 22 27 28 14 21 21 16 35 35 40 40 25 30 30 25 Max Unit MHz ns ns ns ns VCC = 5.0 V CL = 15 pF F Test Conditions
SN54/74LS165
Limits Symbol tW tW ts ts ts th trec Parameter CP Clock Pulse Width PL Pulse Width Parallel Data Setup Time Serial Data Setup Time CP1 to CP2 Setup Time1 Hold Time Recovery Time, PL to CP Min 25 15 10 20 30 0 45 Typ Max Unit ns ns ns ns ns ns ns VCC = 5.0 V Test Conditions
1 The role of CP , and CP in an application may be interchanged. 1 2
DEFINITION OF TERMS: SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued
recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the PL pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer loaded Data to the Q outputs.
AC WAVEFORMS
CP1 tW ts CP2 1.3 V tPHL 1.3 V 1/fmax tW tPLH 1.3 V 1.3 V Q7 OR Q7 PL 1.3 V tPLH 1.3 V 1.3 V 1.3 V tPHL 1.3 V
Q7 OR Q7
Figure 1
Figure 2
Pn ts(H) PL OR CP
1.3 V th(H) ts(L) 1.3 V
1.3 V th(L) 1.3 V
PL
1.3 V tW
1.3 V trec 1.3 V
CP
Figure 3
Figure 4
SN54/74LS166 8-BIT SHIFT REGISTERS

The SN54L/ 74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 54 / 74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified. The LS166 is a parallel-in or serial-in, serial-out shift register and has a complexity of 77 equivalent gates with gated clock inputs and an overriding clear input. The shift/load input establishes the parallel-in or serial-in mode. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. Serial data flow is inhibited during parallel loading. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function. Clocking is inhibited when either of the clock inputs are held high, holding either input low enables the other clock input. This will allow the system clock to be free running and the register stopped on command with the other clock input. A change from low-to-high on the clock inhibit input should only be done when the clock input is high. A buffered direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.
8-BIT SHIFT REGISTERS

LOW POWER SCHOTTKY

16 1
Synchronous Load Direct Overriding Clear Parallel to Serial Conversion

PARALLEL PARALLEL INPUTS F 11 F E 10 E CLEAR 9
16 1
SHIFT/ INPUT OUTPUT H QH G VCC LOAD 16 15 14 13 12 SHIFT/ LOAD H QH G
16 1
SERIAL INPUT A 1 SERIAL INPUT 2 A B 3 B C 4 C D 5 D
CLEAR CLOCK INHIBIT CK 8 6 7 CLOCK CLOCK GND INHIBIT
PARALLEL INPUTS
FUNCTION TABLE
INPUTS CLEAR L H H H H H SHIFT/ LOAD X X L H H X CLOCK INHIBIT X L L L L H PARALLEL CLOCK X L SERIAL A...H X X X H L X X X a...h X X X QA L QA0 a H L QA0 QB L QB0 b QAn QAn QB0 L QH0 h QGn QGn QH0 INTERNAL OUTPUTS OUTPUT QH
SN54/74LS166
Typical Clear, Shift, Load, Inhibit, and Shift Sequences
CLOCK CLOCK INIHIBIT CLEAR SERIAL INPUT SHIFT/LOAD A B C PARALLEL INPUTS D E F G H OUTPUT QH SERIAL SHIFT CLEAR (9) CLEAR (1) SERIAL INPUT (15) SHIFT/LOAD (2) A
R CK S
H L H L H L H H INHIBIT LOAD H H L H L H L SERIAL SHIFT H
QA B (3)
R S
CK
QB C (4)
R S
CK
QC D (5)
R S
CK
(10)
R
QD
CK
(11)
R
QE
CK
QF (12) G
R CK S
QG H CLOCK CLOCK INHIBIT (14) (7) (6)

R S
CK
(13) Q H
SN54/74LS166

SN54/74LS166
TEST TABLE FOR SYNCHRONOUS INPUTS
DATA INPUT FOR TEST H Serial Input SHIFT/LOAD 0V 4.5 V OUTPUT TESTED QH at tn+1 QH at tn+8
AC WAVEFORMS
tw(clear) CLEAR INPUT Vref Vref 0V tn CLOCK INPUT Vref tw(clock) DATA INPUT (SEE TEST TABLE) Vref Vref tsu tn + 1 (SEE NOTE 1) tn tn + 1 3V Vref th Vref tsu Vref th Vref 0V tPHL (clear-Q) Vref tPHL (CLK-Q) VOH Vref Vref VOL
NOTE 1. tn = bit time before clocking transition NOTE 1. tn+1 = bit time after one clocking transition NOTE 1. tn+8 = bit time after eight clocking transition NOTE 1. LS166 Vref = 1.3 V.
3V
0V 3V
tPLH (CLK-Q)
OUTPUT Q

Limits Symbol fMAX tPHL tPLH tPHL Parameter Maximum Clock Frequency Clear to Output Clock to Output Min 25 Typ 35 19 23 24 30 35 35 Max Unit MHz ns ns VCC = 5.0 V CL = 15 pF F Test Conditions

Limits Symbol tW ts ts th Parameter Clock Clear Pulse Width Mode Control Setup Time Data Setup Time Hold Time, Any Input Min 30 30 20 15 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

The SN54 / 74LS168 and SN54 / 74LS169 are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U / D input to control the direction of counting. The SN54 / 74LS168 counts in a BCD decade (8, 4, 2, 1) sequence, while the SN54 / 74LS169 operates in a Modulo 16 binary sequence. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.
SN54/74LS168 SN54/74LS169
BCD DECADE / MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

LOW POWER SCHOTTKY
Low Power Dissipation 100 mW Typical High-Speed Count Frequency 30 MHz Typical Fully Synchronous Operation Full Carry Lookahead for Easy Cascading Single Up / Down Control Input Positive Edge-Trigger Operation Input Clamp Diodes Limit High-Speed Termination Effects

16 1

VCC 16 TC 15 Q0 14 Q1 13 Q2 12 Q3 11 CET 10 PE 9
16 1
1 U/D
2 CP
3 P0
4 P1
5 P2
6 P3
8 7 CEP GND
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L. 0.5 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
CEP CET CP PE U/D P0P3 Q0Q3 TC
Count Enable Parallel (Active LOW) Input Count Enable Trickle (Active LOW) Input Clock Pulse (Active positive going edge) Input Parallel Enable (Active LOW) Input Up-Down Count Control Input Parallel Data Inputs Flip-Flop Outputs Terminal Count (Active LOW) Output
0.5 U.L. 1.0 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L.
LOGIC SYMBOL
9 3 4 5 6
NOTES: a. 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) b. Temperature Ranges.
1 7 10 2
PE P0 P1 P2 P3 U/D CEP TC CET CP Q0 Q1 Q2 Q3
15
14 13 12 11 VCC = PIN 16 GND = PIN 8
SN54/74LS168 SN54/74LS169
STATE DIAGRAMS SN54/ 74LS168 UP / DOWN DECADE COUNTER
0 1 2 3 4 0
SN54 / 74LS169
15
5 Count Up Count Down
15
14
14
13
13
12
11
10
12
11
10
SN54 / 74LS168 UP: TC = Q0 Q3 (U / D) DOWN: TC = Q0 Q1 Q2 Q3 (U / D)
SN54 / 74LS169 UP: TC = Q0 Q1 Q2 Q3 (U / D) DOWN: TC = Q0 Q1 Q2 Q3 (U / D)
LOGIC DIAGRAMS SN54 / 74LS168

P0 PE P1 P2 P3
CEP CET U/D
TC
CP CP D
Q0
Q1
Q2
Q3
SN54/74LS168 SN54/74LS169
LOGIC DIAGRAMS (continued) SN54 / 74LS169
P0 PE P1 P2 P3
CEP CET U/D
TC
CP CP D
Q0
Q1
Q2
Q3

SN54/74LS168 SN54/74LS169

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Other Inputs CET Input Other Input CET Input IIL IOS ICC Input LOW Current Other Input CET Input Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 40 0.1 0.2 0.4 0.8 100 34 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
mA mA mA
Note 1: Not more than one output should be shorted at one time, nor for more than 1 second.
FUNCTIONAL DESCRIPTION The SN54/74LS168 and SN54/74LS169 use edgetriggered D-type flip-flops that have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a set-up time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P0 P3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH. The U/D input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 15 (9 for the SN54/74LS168) in the COUNT UP mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the SN54/74LS168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If illegal state occurs, the SN54/74LS168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended.
MODE SELECT TABLE

PE L H H H H CEP X L L H X CET X L L X H U/D X H L X X Action on Rising Clock Edge Load (Pn Qn) Count Up (increment) Count Down (decrement) No Change (Hold) No Change (Hold)
SN54/74LS168 SN54/74LS169
Limits Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock to TC Propagation Delay, Clock to any Q Propagation Delay, CET to TC Propagation Delay, U / D to TC Min 25 Typ 32 23 23 13 15 15 15 17 19 35 35 20 23 20 20 25 29 Max Unit MHz ns ns ns ns VCC = 5.0 V CL = 15 pF F Test Conditions

Limits Symbol tW ts ts ts th Parameter Clock Pulse Width Setup Time, Data or Enable Setup Time PE Setup Time U/D Hold Time Any Input Min 25 20 25 30 0 Typ Max Unit ns ns ns ns ns Test Conditions
VCC = 5.0 V
SN54/74LS168 SN54/74LS169
AC WAVEFORMS
1/fmax CP 1.3 V tPHL 1.3 V 1.3 V tW tPLH 1.3 V 1.3 V CET
1.3 V tPLH
1.3 V tPHL 1.3 V
TC
1.3 V
Q OR TC
Figure 1. Clock to Output Delays, Count Frequency, and Clock Pulse Width
Figure 2. Count Enable Trickle Input To Terminal Count Output Delays
CP ts(H) CP 1.3 V tPLH TC 1.3 V 1.3 V 1.3 V tPHL 1.3 V Q0 Q1 Q2 Q3 P0 P1 P2 P3 1.3 V
1.3 V th(H) = 0 1.3 V ts(L) 1.3 V
1.3 V th(L) = 0 1.3 V
Figure 3. Clock to Terminal Delays
Figure 4. Setup Time (ts) and Hold (th) for Parallel Data Inputs
CP ts(L) SR OR PE 1.3 V
1.3 V th(L) = 0 1.3 V ts(H) 1.3 V
1.3 V th(H) = 0 1.3 V U/D tPLH 1.3 V 1.3 V tPHL 1.3 V 1.3 V
CP ts(H) CEP 1.3 V ts(H) CET 1.3 V
1.3 V th(H) = 0 1.3 V th(H) = 0 1.3 V ts(L) 1.3 V
1.3 V th(L) = 0 1.3 V ts(L) 1.3 V
1.3 V
TC
Figure 6. Up-Down Input to Terminal Count Output Delays

th(L) = 0 1.3 V
Figure 5. Setup Time and Hold Time for Count Enable and Parallel Enable Inputs, and Up-Down Control Inputs
SN54/74LS170 4 x 4 REGISTER FILE OPEN-COLLECTOR

The TTL / MSI SN54 / 74LS170 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation. Open-collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length. The SN54 / 74LS670 provides a similar function to this device but it features 3-state outputs.
4 x 4 REGISTER FILE OPEN-COLLECTOR

LOW POWER SCHOTTKY
Simultaneous Read / Write Operation Expandable to 512 Words of n-Bits Typical Access Time of 20 ns Low Leakage Open-Collector Outputs for Expansion Typical Power Dissipation of 125 mW

16 1

VCC 16 D1 15 WA 14 WB 13 EW 12 ER 11 Q1 10 Q2 9
16 1
1 D2
2 D3
3 D4
4 RB
5 RA
6 Q4
7 Q3
8 GND
PIN NAMES
LOGIC SYMBOL
12 14 13 5 4 WA EW WB RA RB ER 11 15 1 2 3 D1 D2 D3 D4 Q1 Q2 Q3 Q4 10 9 7 6
D1 D 4 WA, WB EW RA, RB ER Q1 Q4
Data Inputs Write Address Inputs Write Enable (Active LOW) Input Read Address Inputs Read Enable (Active LOW) Input Outputs (Note b)
0.5 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 1.0 U.L. Open-Collector
NOTES: a. 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) b. Temperature Ranges. The Output HIGH drive must be supplied by an external resistor to VCC.
SN54/74LS170
LOGIC DIAGRAM
D4
12 3
D3
2
D2
1
D1
15
EW
13
WB WA
14
G Q
G Q
G Q
G Q
WORD 0
G Q
G Q
G Q
G Q
WORD 1
G Q
G Q
G Q
G Q
WORD 2
G Q RB
4
G Q
G Q
G Q
WORD 3
11
ER RA
5
10
Q4
Q3
Q2
Q1
SN54/74LS170
WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)
WRITE INPUTS WB L L H H X WA L H L H X EW L L L L H 0 Q=D Q0 Q0 Q0 Q0 1 Q0 Q=D Q0 Q0 Q0 WORD 2 Q0 Q0 Q=D Q0 Q0 3 Q0 Q0 Q0 Q=D Q0
READ FUNCTION TABLE (SEE NOTES A AND D)

READ INPUTS RB L L H H X RA L H L H X ER L L L L H Q1 W0B1 W1B1 W2B1 W3B1 H OUTPUTS Q2 W0B2 W1B2 W2B2 W3B2 H Q3 W0B3 W1B3 W2B3 W3B3 H Q4 W0B4 W1B4 W2B4 W3B4 H
NOTES: A. H = HIGH Level. L = LOW Level, X = Irrelevant. NOTES: B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs. NOTES: C. Q0 = the level of Q before the indicated input conditions were established. NOTES: D. W0B1 = The first bit of word 0, etc.


Limits Symbol VIH VIL VIK IOH VOL Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Current Output LOW Voltage 74 Input HIGH Current Any D, R, W ER, EW Any D, R, W ER, EW IIL ICC Input LOW Current Any D, R, W ER, EW Power Supply Current 0.35 0.5 20 40 0.1 0.2 0.4 0.8 40 V A 54, 74 54, 74 0.25 0.65 0.8 1.5 100 0.4 V A V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
mA mA
VCC = MAX, VIN = 0.4 V VCC = MAX
SN54/74LS170
Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, NegativeGoing ER to Q Outputs Propagation Delay, RA or RB to Q Outputs Propagation Delay, NegativeGoing EW to Q Outputs Propagation Delay, Data Inputs to Q Outputs Min Typ 20 20 25 24 30 26 30 22 Max 30 30 40 40 45 40 45 35 Unit ns ns ns ns Figure 1 Figure 2 Figure 1 Figure 1 Test Conditions
VCC = 5.0 V CL = 15 pF F RL = 2.0 k

Limits Symbol tW ts ts th th tLATCH Parameter Pulse Width, ER, EW Setup Time, Data to EW Setup Time, WA, WB to EW Hold Time, Data to EW Hold Time, WA, WB to EW Latch Time Min 25 10 15 15 5.0 25 Typ Max Unit ns ns ns ns ns ns VCC = 5.0 V RL = 2.0 k Test Conditions
VOLTAGE WAVEFORMS
WRITE-SELECT INPUT WA or WB DATA INPUT D1, D2, D3 or D4 WRITE-ENABLE INPUT EW
Vref tsu(W) Vref tw Vref tlatch
Vref th(W) Vref th(D) tsu(D) Vref
3V 0V 3V 0V 3V 0V 3V Vref tW Vref tPHL Vref Vref tPLH Vref tPLH 0V 3V 0V VOH VOL
DATA INPUT D1, D2, D3 or D4 WRITE-ENABLE INPUT EW
3V Vref 0V 3V Vref tPLH tPHL Vref VOL 3V Vref 0V 3V Vref tPHL tPLH Vref 0V 0V 3V 0V VOH
OUTPUT Q1, Q2, Q3 or Q4
Vref
READ-SELECT INPUT RA or RB READ-ENABLE INPUT ER OUTPUT Q1, Q2, Q3 or Q4
Vref
DATA INPUT D1, D2, D3 or D4 WRITE-ENABLE INPUT EW OUTPUT Q1, Q2, Q3 or Q4
tPHL
Vref
Figure 1
Figure 2
SN54/74LS173A 4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS

The SN54 / 74LS173A is a high-speed 4-Bit Register featuring 3-state outputs for use in bus-organized systems. The clock is fully edge-triggered allowing either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable Lines (IE1, IE2). A HIGH on either Output Enable line (OE1, OE2) brings the output to a high impedance state without affecting the actual register contents. A HIGH on the Master Reset (MR) input resets the Register regardless of the state of the Clock (CP), the Output Enable (OE1, OE2) or the Input Enable (IE1, IE2) lines. Fully Edge-Triggered 3-State Outputs Gated Input and Output Enables Input Clamp Diodes Limit High-Speed Termination Effects
16 1
4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY

VCC 16 MR 15 D0 14 D1 13 D2 12 D3 11 IE2 10 IE1 9
16 1
16
1 OE1
2 OE2
3 Q0
4 Q1
5 Q2
6 Q3
7 CP
8 GND
PIN NAMES
D0 D 3 IE1 IE2 OE1 OE2 CP MR Q0 Q3
Data Inputs Input Enable (Active LOW) Output Enable (Active LOW) Inputs Clock Pulse (Active HIGH Going Edge) Input Master Reset Input (Active HIGH) Outputs (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 65 (25) U.L.
LOGIC SYMBOL
9 10 1 2 IE CP 1 2 OE MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 14 13 12 11
7 1 2
15
3 4 5 6
SN54/74LS173A
LOGIC DIAGRAM
D0
14
D1
13
D2
12
D3
11
IE1 IE2
10
CP
7
CP D Q MR
15
OE1 OE2
Q0
Q1
Q2
Q3
TRUTH TABLE
MR H L L L L L CP x L IE1 x x H x L L IE2 x x x H L L Dn x x x x L H Qn L Qn Qn Qn L H
When either OE1, or OE2 are HIGH, the output is in the off state (High Impedance); however this does not affect the contents or sequential operation of the register.

SN54/74LS173A
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL IOZH IOZL IIH IIL IOS ICC Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current 30 0.4 130 30 0.35 0.5 20 20 20 V A A A mA mA mA mA 2.4 3.1 0.25 0.4 V V 2.4 0.65 3.4 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VO = 2.7 V VCC = MAX, VO = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX

Limits Symbol fMAX tPLH tPHL tPHL tPZH tPZL tPLZ tPHZ Parameter Maximum Input Clock Frequency Propagation Delay, Clock to Output Propagation Delay, MR to Output Output Enable Time Output Disable Time Min 30 Typ 50 17 22 26 15 18 11 11 25 30 35 23 27 17 17 Max Unit MHz ns ns ns ns CL = 5.0 pF, RL = 667 VCC = 5.0 V F, CL = 45 pF RL = 667 Test Conditions

Limits Symbol tW ts ts th trec Parameter Clock or MR Pulse Width Data Enable Setup Time Data Setup Time Hold Time, Any Input Recovery Time Min 20 35 17 0 10 Typ Max Unit ns ns ns ns ns VCC = 5.0 V Test Conditions
SN54/74LS173A
AC WAVEFORMS
1 / fmax tW 1.3 V ts(H) D or E 1.3 V th(H) ts(L) 1.3 V th(L) 1.3 V Q Q tPLH 1.3 V tPHL 1.3 V MR tW CP tPHL 1.3 V trec 1.3 V
CP
Figure 1
Figure 2
VE
1.3 V tPLZ
1.3 V tPZL 1.3 V 0.5 V VOL
VE
1.3 V tPZH tPHZ
1.3 V VOH 1.3 V 0.5 V
VOUT
VOUT
1.3 V
Figure 3
Figure 4
AC LOAD CIRCUIT
VCC
RL SYMBOL SW1 TO OUTPUT UNDER TEST tPZH tPZL tPLZ tPHZ 5 k CL*
SWITCH POSITIONS
SW1 Open Closed Closed Closed SW2 Closed Open Closed Closed
SW2
* Includes Jig and Probe Capacitance.
Figure 5
SN54/74LS174 HEX D FLIP-FLOP

The LSTTL / MSI SN54 / 74LS174 is a high speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
HEX D FLIP-FLOP
LOW POWER SCHOTTKY
Edge-Triggered D-Type Inputs Buffered-Positive Edge-Triggered Clock Asynchronous Common Reset Input Clamp Diodes Limit High Speed Termination Effects

VCC 16 Q5 15 D5 14 D4 13 Q4 12 D3 11 Q3 10 CP 9
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. 16 16 1

1
1 MR
2 Q0
3 D0
4 D1
5 Q1
6 D2
7 Q2
8 GND
PIN NAMES
LOADING (Note a)
16
HIGH D0 D 5 CP MR Q0 Q5 Data Inputs Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input Outputs (Note b) 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.
LOGIC SYMBOL LOGIC DIAGRAM

3 4 6 11 13 14
MR CP D5
1 9 14
D4
13
D3
11
D2
6
D1
4
D0
3
9 1
D Q CP CD
15
D Q CP CD
12
D Q CP CD
10
D Q CP CD
7
D Q CP CD
5
D Q CP CD
D0 D1 D2 D3 D4 D5 CP MR Q0 Q1 Q2 Q3 Q4 Q5
2 5 7 10 12 15
2
Q5
Q4
Q3
Q2
Q1
Q0
SN54/74LS174
FUNCTIONAL DESCRIPTION The LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops. Each D inputs state is transferred to the corresponding flipflops output following the LOW to HIGH Clock (CP) transition. A LOW input to the Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The LS174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.
TRUTH TABLE
Inputs (t = n, MR = H) D H L
Note 1: t = n + 1 indicates conditions after next clock.
Outputs (t = n+1) Note 1 Q H L


SN54/74LS174
Limits Symbol fMAX tPHL tPLH tPHL Parameter Maximum Input Clock Frequency Propagation Delay, MR to Output Propagation Delay, Clock to Output Min 30 Typ 40 23 20 21 35 30 30 Max Unit MHz ns ns VCC = 5.0 V CL = 15 pF F Test Conditions

Limits Symbol tW ts th trec Parameter Clock or MR Pulse Width Data Setup Time Data Hold Time Recovery Time Min 20 20 5.0 25 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
AC WAVEFORMS
1/fmax tw CP 1.3 V ts(H) D * 1.3 V t th(H)s(L) 1.3 V tPLH 1.3 V 1.3 V th(L) 1.3 V tPHL 1.3 V MR 1.3 V tW 1.3 V trec 1.3 V CP Q tPHL 1.3 V 1.3 V
*The shaded areas indicate when the input is permitted to *change for predictable output performance.
Figure 1. Clock to Output Delays, Clock Pulse Width, Frequency, Setup and Hold Times Data to Clock
DEFINITIONS OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.
QUAD D FLIP-FLOP
The LSTTL / MSI SN54 / 74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW. The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
SN54/74LS175
QUAD D FLIP-FLOP
LOW POWER SCHOTTKY
Edge-Triggered D-Type Inputs Buffered-Positive Edge-Triggered Clock Clock to Output Delays of 30 ns Asynchronous Common Reset True and Complement Output Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 Q3 15 Q3 14 D3 13 D2 12 Q2 11 Q2 10 CP 9
16 1
1 MR
2 Q0
3 Q0
4 D0
5 D1
6 Q1
7 Q1
8 GND LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
16 1
PIN NAMES
D0 D 3 CP MR Q0 Q3 Q0 Q3
Data Inputs Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input True Outputs (Note b) Complemented Outputs (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L.
LOGIC SYMBOL
4 5 12 13
LOGIC DIAGRAM
MR CP D3
1 9 13
D2
12
D1
5
D0
4
CP
D0
D1
D2
D3
D Q CP Q CD
14 15
D Q CP Q CD
11 10
D Q CP Q CD
6 7
D Q CP Q CD
3 2
MR Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3
11
10 14 15
VCC = PIN 16 Q3 Q3 GND = PIN 8 = PIN NUMBERS
Q2 Q2
Q1Q1
Q0 Q0
SN54/74LS175
FUNCTIONAL DESCRIPTION The LS175 consists of four edge-triggered D flip-flops with individual D inputs and Q and Q outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW to HIGH Clock (CP) transition, causing individual Q and Q outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs. The LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.
TRUTH TABLE
Inputs (t = n, MR = H) D L H Outputs (t = n+1) Note 1 Q L H Q H L
Note 1: t = n + 1 indicates conditions after next clock.


SN54/74LS175
Limits Symbol fMAX tPLH tPHL tPLH tPHL Parameter Maximum Input Clock Frequency Propagation Delay, MR to Output Propagation Delay, Clock to Output Min 30 Typ 40 20 20 13 16 30 30 25 25 Max Unit MHz ns ns VCC = 5.0 V CL = 15 pF F Test Conditions

Limits Symbol tW ts th trec Parameter Clock or MR Pulse Width Data Setup Time Data Hold Time Recovery Time Min 20 20 5.0 25 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
AC WAVEFORMS
1/fmax CP 1.3 V ts(H) D * 1.3 V t th(H) s(L) 1.3 V tPLH Q Q 1.3 V tPHL 1.3 V
tw 1.3 V th(L) 1.3 V tPHL 1.3 V tPLH 1.3 V Q CP Q tPLH 1.3 V 1.3 V tPHL 1.3 V MR 1.3 V tW 1.3 V trec 1.3 V 1.3 V
DEFINITIONS OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.
SN54/74LS181 4-BIT ARITHMETIC LOGIC UNIT

The SN54 / 74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic, operations on two variables and a variety of arithmetic operations.
Provides 16 Arithmetic Operations Add, Subtract, Compare, Double, Provides all 16 Logic Operations of Two Variables Exclusive OR, Full Lookahead for High Speed Arithmetic Operation on Long Words Input Clamp Diodes
Compare, AND, NAND, OR, NOR, Plus Ten other Logic Operations Plus Twelve Other Arithmetic Operations

LOW POWER SCHOTTKY

VCC A1 24 23 B1 22 A2 21 B2 20 A3 19 B3 18 G Cn+4 17 16 P 15 A=B 14 F3 13
24 1

24 1
1 B0
2 A0
3 S3
4 S2
5 S1
6 S0
7 Cn
8 M
9 F0
10 F1
11 12 F2 GND
SN54LSXXXJ SN74LSXXXN Ceramic Plastic
LOGIC SYMBOL
PIN NAMES LOADING (Note a) HIGH A0 A3, B0 B3 S0 S3 M Cn F0 F3 A=B G P Cn+4 Operand (Active LOW) Inputs Function Select Inputs Mode Control Input Carry Input Function (Active LOW) Outputs Comparator Output Carry Generator (Active LOW) Output Carry Propagate (Active LOW) Output Carry Output 1.5 U.L. 2.0 U.L. 0.5 U.L. 2.5 U.L. 10 U.L. Open Collector 10 U.L. 10 U.L. 10 U.L. LOW 0.75 U.L. 1.0 U.L. 0.25 U.L. 1.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L. 10 U.L. 5 U.L. 5 (2.5) U.L. 7 8 6 5 4 3 Cn M 2 1 23 22 21 20 19 18 A0 B0 A1 B1 A2 B2 A3 B3 Cn+4 A=B G P F1 10 F2 11 F3 13
16 14 17 15
S0 S1 S2 S3 F0 9
SN54/74LS181
LOGIC DIAGRAM
7 8 2 1 23 22 21 20 19 18
Cn M
A0
B0
A1
B1 A2
B2 A3
B3 S0 6 5 S1 S2
S3
VCC = PIN 24 GND = PIN 12 = PIN NUMBERS F0

9 10
F1
A=B
14 11
F2
13
F3
15
P
16
Cn+4
17
FUNCTIONAL DESCRIPTION The SN54 / 74LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select Inputs (S0 . . . S3) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations. When the Mode Control Input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the Cn+4 output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate), P and G are not affected by carry in. When speed requirements are not stringent, the LS181 can be used in a simple ripple carry mode by connecting the Carry Output (Cn+4) signal to the Carry Input (Cn) of the next unit. For high speed operation the LS181 is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of the four LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths. The A = B output from the LS181 goes HIGH when all four F outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more then four bits. The A = B signal can also be used with the Cn+4 signal to indicate A>B and A<B. The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, the LS181 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.
SN54/74LS181
FUNCTION TABLE
MODE SELECT INPUTS S3 L L L L L L L L H H H H H H H H S2 L L L L H H H H L L L L H H H H S1 L L H H L L H H L L H H L L H H S0 L H L H L H L H L H L H L H L H ACTIVE LOW INPUTS & OUTPUTS LOGIC (M = H) ARITHMETIC** (M = L) (Cn = L) ACTIVE HIGH INPUTS & OUTPUTS LOGIC (M = H) ARITHMETIC** (M = L) (Cn = H)
A A minus 1 AB AB minus 1 A+B AB minus 1 Logical 1 minus 1 A+B A plus (A + B) B AB plus (A + B) AB A minus B minus 1 A+B A+B AB A plus (A + B) AB A plus B B AB plus (A + B) A+B A+B Logical 0 A plus A* AB AB plus A AB AB plus A A A
A A A+B A+B AB A+B Logical 0 minus 1 AB A plus AB B (A + B) plus AB AB A minus B minus 1 AB AB minus 1 A+B A plus AB AB A plus B B (A + B) plus AB AB AB minus 1 Logical 1 A plus A* A+B (A + B) plus A A+B (A + B) Plus A A A minus 1
L = LOW Voltage Level H = HIGH Voltage Level **Each bit is shifted to the next more significant position **Arithmetic operations expressed in 2s complement notation
LOGIC SYMBOLS ACTIVE LOW OPERANDS

2 1 23 22 21 20 19 18 A0 B0 A1 B1 A2 B2 A3 B3 Cn+4 A=B LS181 G 4 BIT ARITHMETIC LOGIC UNIT P F1 10 F2 11 F3 13
ACTIVE HIGH OPERANDS

2 1 23 22 21 20 19 18 A0 B0 A1 B1 A2 B2 A3 B3 Cn+4 A=B LS181 G 4 BIT ARITHMETIC LOGIC UNIT P F1 10 F2 11 F3 13
7 8 6 5 4 3
Cn M
16 14 17 15
7 8 6 5 4 3
Cn M
16 14 17 15
S0 S1 S2 S3 F0 9
S0 S1 S2 S3 F0 9

Symbol VCC TA IOH IOL VOH Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Output Voltage High (A = B only) Parameter 54 74 54 74 54, 74 54 74 54, 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 0.4 4.0 8.0 5.5 Unit V C mA mA V
SN54/74LS181
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 Output LOW Voltage g Except G and P VOL Output G Output P IOH Output HIGH Current Input HIGH Current Mode Input Any A or B Input Any S Input Cn Input Mode Input Any A or B Input Any S Input Cn Input Input LOW Current Mode Input Any A or B Input Any S Input Cn Input Short Circuit Current (Note 2) Power Supply Current y See Note 1A ICC See Note 1B 74
Note 1. With outputs open, ICC is measured for the following conditions: A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded. B. S0 through S3 and M are at 4.5 V, all other inputs are grounded. Note 2: Not more than one output should be shorted at a time, nor for more than 1 second.
Min 2.0
Typ
Max
Unit V
Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA IOL = 16 mA IOL = 8.0 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table , VCC = VCC MIN, VIN = VIL or VIH per Truth Table
0.7 V 0.8 0.65 2.5 2.7 3.5 3.5 0.25 0.35 0.4 0.5 0.7 0.6 0.5 100 1.5 V V V V V V V A
54, 74 74 54, 74 54 74 54, 74
IIH
20 60 80 100 0.1 0.3 0.4 0.5 0.4 1.2 1.6 2.0 20 54 74 54 100 32 34
mA
IIL
mA
IOS
mA
VCC = MAX
mA 35 37
VCC = MAX
SN54/74LS181
AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V, Pin 12 = GND, CL = 15 pF)
Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, (Cn to Cn+4) (Cn to F Outputs) (A or B Inputs to G Output) (A or B Inputs to G Output) (A or B Inputs to P Output) (A or B Inputs to P Output) (AX or BX Inputs to FX Output) (AX or BX Inputs to FX Output) (AX or BX Inputs to FXH Outputs) (AX or BX Inputs to FXH Outputs) (A or B Inputs to F Outputs) (A or B Inputs to Cn+4 Output) (A or B Inputs to Cn+4 Output) 22 26 25 25 27 27 33 41 Min Typ 18 13 17 13 19 15 21 21 20 20 20 22 21 13 21 21 Max 27 20 26 20 29 23 32 32 30 30 30 33 32 20 32 32 38 26 38 38 33 38 38 38 41 41 50 62 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns Test Conditions M = 0 V, (Sum or Diff Mode) See Fig. 4 and Tables I and II M = 0 V, (Sum Mode) See Fig. 4 and Table I M = S1 = S2 = 0 V, S0 = S3 = 4.5 V (Sum Mode) See Fig. 4 and Table I M = S0 = S3 = 0 V, S1 = S2 = 4.5 V (Diff Mode) See Fig. 5 and Table II M = S1 = S2 = 0 V, S0 = S3 = 4.5 V (Sum Mode) See Fig. 4 and Table I M = S0 = S3 = 0 V, S1 = S2 = 4.5 V (Diff Mode) See Fig. 5 and Table II M = S1 = S2 = 0 V, S0 = S3 = 4.5 V (Sum Mode) See Fig. 4 and Table I M = S0 = S3 = 0 V, S1 = S2 = 4.5 V (Diff Mode) See Fig. 5 and Table II M = S1 = S2 = 0 V, S0 = S3 = 4.5 V (Sum Mode) See Fig. 4 and Table I M = S0 = S3 = 0 V, S1 = S2 = 4.5 V (Diff Mode) See Fig. 5 and Table II M = 4.5 V (Logic Mode) See Fig. 4 and Table III M = 0 V, S0 = S3 = 4.5 V, S1 = S2 = 0 V (Sum Mode) See Fig. 6 and Table I M = 0 V, S0 = S3 = 0 V, S1 = S2 = 4.5 V (Diff Mode) M = S0 = S3 = 0 V, S1 = S2 = 4.5 V RL = 2.0 k (Diff Mode) See Fig. 5 and Table II
(A or B Inputs to A = B Output)
ns
AC WAVEFORMS
INPUT
1.3 V tPLH
1.3 V tPHL 1.3 V
OUTPUT
1.3 V
Figure 4
A INPUT B INPUT 1.3 V 1.3 V tPLH OUTPUT 1.3 V 1.3 V INPUT 1.3 V tPHL 1.3 V OUTPUT 1.3 V tPLH 1.3 V 1.3 V tPHL 1.3 V
Figure 5
Figure 6
SN54/74LS181
SUM MODE TEST TABLE I
Other Input Same Bit Apply 4.5 V Bl Al Bl Al B A None None None None None Apply GND None None None None None None B A B A None
FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

Other Data Inputs Apply 4.5 V Remaining A and B Remaining A and B Cn Cn None None Remaining B Remaining B Remaining B Remaining B All A Apply GND Cn Cn Remaining A and B Remaining A and B Remaining A and B, Cn Remaining A and B, Cn Remaining A, Cn Remaining A, Cn Remaining A, Cn Remaining A, Cn All B Output Under Test Fl Fl Fl+1 Fl+1 P P G G Cn+4 Cn+4 Any F or Cn+4
Parameter tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL
Input Under Test Al Bl Al Bl A B A B A B Cn
SN54/74LS181
DIFF MODE TEST TABLE II
Other Input Same Bit Apply 4.5 V None A None Al None A B None None A B None None Apply GND B None Bl None B None None A B None None A None
FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

Other Data Inputs Apply 4.5 V Remaining A Remaining A Remaining B, Cn Remaining B, Cn None None None None Remaining A Remaining A None None All A and B Apply GND Remaining B, Cn Remaining B, Cn Remaining A Remaining A Remaining A and B, Cn Remaining A and B, Cn Remaining A and Bl, Cn Remaining A and B, Cn Remaining B, Cn Remaining B, Cn Remaining A and B, Cn Remaining A and B, Cn None Output Under Test Fl Fl Fl+1 Fl+1 P P G G A=B A=B cn+4 Cn+4 Cn+4
Parameter tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL
Input Under Test A B Al Bl A B A B A B A B Cn
LOGIC MODE TEST TABLE III

Other Input Same Bit Apply 4.5 V None None Apply GND B A Other Data Inputs Apply 4.5 V None None Apply GND Remaining A and B, Cn Remaining A and B, Cn
Parameter tPLH tPHL tPLH tPHL
Input Under Test A B
Output Under Test Any F Any F
Function Inputs S1 = S2 = M = 4.5 V S0 = S3 = 0 V S1 = S2 = M = 4.5 V S0 = S3 = 0 V
PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS

The SN54 / 74LS190 is a synchronous UP/ DOWN BCD Decade (8421) Counter and the SN54/ 74LS191 is a synchronous UP / DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input. An asynchronous Parallel Load (PL) input overrides counting and loads the data present on the Pn inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable (CE) input serves as the carry / borrow input in multi-stage counters. An Up / Down Count Control (U/D) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock (RC) output provide overflow/underflow indication and make possible a variety of methods for generating carry / borrow signals in multistage counter applications.
SN54/74LS190 SN54/74LS191
PRESETTABLE BCD / DECADE UP/ DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/ DOWN COUNTERS
LOW POWER SCHOTTKY

16 1
Low Power . . . 90 mW Typical Dissipation High Speed . . . 25 MHz Typical Count Frequency Synchronous Counting Asynchronous Parallel Load Individual Preset Inputs Count Enable and Up / Down Control Inputs Cascadable Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 P0 15 CP 14 RC 13 TC 12 PL 11 P2 10 P3 9
16 1
16 1
1 P1
2 Q1
3 Q0
4 CE
5 U/D
6 Q2
7 Q3
8 GND
LOGIC SYMBOL
11 15 LOADING (Note a) HIGH LOW 0.7 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L. 5 (2.5) U.L. 5 4 14 U/D CE CP Q0 Q1 Q2 Q3 3 2 6 7 TC 12 PL P0 P1 P2 P3 RC 13 1 10 9
PIN NAMES
CE CP U/D PL Pn Qn RC TC
Count Enable (Active LOW) Input Clock Pulse (Active HIGH going edge) Input Up/Down Count Control Input Parallel Load Control (Active LOW) Input Parallel Data Inputs Flip-Flop Outputs (Note b) Ripple Clock Output (Note b) Terminal Count Output (Note b)
1.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L. 10 U.L.
SN54/74LS190 SN54/74LS191
STATE DIAGRAMS
LS190
15 5 UP: TC = Q0 Q3 (U/D) DOWN: TC = Q0 Q1 Q2 Q3 (U/D) 15 5
14
LS191
UP: TC = Q0 Q1 Q2 Q3 (U/D) DOWN: TC = Q0 Q1 Q2 Q3 (U/D) COUNT UP COUNT DOWN
14
13
13
12
11
10
12
11
10
LS190
LS191
LOGIC DIAGRAMS
CP U/D
14 5
P0
15
CE
4
P1
1
P2
10
P3
9
PL
11
J CLOCK K PRESET CLEAR Q Q 13 12 3 2
J CLOCK K PRESET CLEAR Q Q
J CLOCK K PRESET CLEAR Q Q 6
RC VCC = PIN 16 GND = PIN 8 = PIN NUMBERS
TC
Q0
Q1
Q2
Q3
DECADE COUNTER LS190
SN54/74LS190 SN54/74LS191
LOGIC DIAGRAMS (continued)

CP U/D
14 5
P0
15
CE
4
P1
1
P2
10
P3
9
PL
11
J CLOCK K PRESET CLEAR Q Q 13 12 3 2
J CLOCK K PRESET CLEAR Q Q
RC VCC = PIN 16 GND = PIN 8 = PIN NUMBERS
TC
Q0
Q1
Q2
Q3
BINARY COUNTER LS191
SN54/74LS190 SN54/74LS191
FUNCTIONAL DESCRIPTION The LS190 is a synchronous Up / Down BCD Decade Counter and the LS191 is a synchronous Up / Down 4-Bit Binary Counter. The operating modes of the LS190 decade counter and the LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master / slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs (P0 P3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the CE input inhibits counting. When CE is LOW, internal state change are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the U/D input signal, as indicated in the Mode Select Table. When counting is to be enabled, the CE signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH CE transition must occur only while the clock is HIGH. Similarly, the U / D signal should only be changed when either CE or the clock is HIGH. Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (9 for the LS190, 15 for the LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until U / D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages. A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the RC outputs propagate the carry / borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry / borrow signal to ripple through to the last stop before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any package goes HIGH shortly after its CP input goes HIGH. The configuration shown in Figure c avoids ripple delays and their associated restrictions. The CE input signal for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesnt apply, because the TC output of a given stage is not affected by its own CE.
MODE SELECT TABLE

INPUTS MODE PL H H L H CE L L X H U/D L H X X CP Count Up Count Down Preset (Asyn.) No Change (Hold) CE L H X
RC TRUTH TABLE
INPUTS TC* H X L CP X X RC OUTPUT
X X
H H
* TC is generated internally
L = LOW Voltage Level H = HIGH Voltage Level X = Dont Care = LOW-to-HIGH Clock Transition = LOW Pulse
SN54/74LS190 SN54/74LS191

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Other Inputs CE Other Inputs CE IIL IOS ICC Input LOW Current Other Inputs CE Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 60 0.1 0.3 0.4 1.2 100 35 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
mA mA mA
SN54/74LS190 SN54/74LS191
Limits Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, PL to Output Q Data to Output Q Clock to RC Clock to Output Q Clock to TC U / D to RC U / D to TC CE to RC Min 20 Typ 25 22 33 20 27 13 16 16 24 28 37 30 30 21 22 21 22 33 50 32 40 20 24 24 36 42 52 45 45 33 33 33 33 Max Unit MHz ns ns ns ns ns ns ns ns VCC = 5.0 V CL = 15 pF F Test Conditions

Limits Symbol tW tW ts th trec Parameter CP Pulse Width PL Pulse Width Data Setup Time Data Hold Time Recovery Time Min 25 35 20 5.0 40 Typ Max Unit ns ns ns ns ns VCC = 5.0 V Test Conditions
DEFINITIONS OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOWto-HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.
SN54/74LS190 SN54/74LS191
DIRECTION CONTROL ENABLE CLOCK U/D CE CP RC U/D CE CP RC U/D CE CP RC
Figure a. n-Stage Counter Using Ripple Clock
DIRECTION CONTROL U/D CE CP RC U/D CE CP RC U/D CE CP RC
ENABLE
CLOCK
Figure b. Synchronous n-Stage Counter Using Ripple Carry / Borrow
DIRECTION CONTROL ENABLE
U/D CE CP CLOCK
TC
U/D CE CP
TC
U/D CE CP
TC
Figure c. Synchronous n-Stage Counter with Parallel Gated Carry / Borrow
SN54/74LS190 SN54/74LS191
AC WAVEFORMS
1/f MAX CP tW 1.3 V tPHL Q OR TC 1.3 V tPLH 1.3 V 1.3 V CP OR CE RC 1.3 V tPHL 1.3 V 1.3 V tPLH 1.3 V
Figure 1
Figure 2
Pn tPHL Qn
1.3 V
1.3 V tPLH
Pn tW PL 1.3 V tPLH tPHL 1.3 V
1.3 V
NOTE: PL = LOW
Qn
Figure 3
Figure 4
Pn PL tW CP 1.3 V Qn Q Q=P 1.3 V trec ts(H) PL
1.3 V th(H) ts(L) 1.3 V
1.3 V th(L) 1.3 V
Q=P
* The shaded areas indicate when the input is permitted * to change for predictable output performance
Figure 5
Figure 6
U/D tPLH TC tPHL RC
1.3 V tPHL 1.3 V 1.3 V tPLH 1.3 V 1.3 V CE CE MAY CHANGE CP 1.3 V ts(L) (H-L) only
th(L) 1.3 V
th(H)
ts(H) CE MAY CHANGE 1.3 V
Figure 7
Figure 8
PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER

The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.
SN54/74LS192 SN54/74LS193
PRESETTABLE BCD / DECADE UP/ DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/ DOWN COUNTER
LOW POWER SCHOTTKY

16 1
Low Power . . . 95 mW Typical Dissipation High Speed . . . 40 MHz Typical Count Frequency Synchronous Counting Asynchronous Master Reset and Parallel Load Individual Preset Inputs Cascading Circuitry Internally Provided Input Clamp Diodes Limit High Speed Termination Effects
16 1

VCC 16 P0 15 MR 14 TCD 13 TCU 12 PL 11 P2 10 P3 9
16 1
1 P1
2 Q1
3 Q0
4 CPD
5 CPU
6 Q2
7 Q3
8 GND
LOGIC SYMBOL
11 15 1 10 9
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L. 5 (2.5) U.L. 5 4 CPU CPD PL P0 P1 P2 P3 TCU TCD
CPU CPD MR PL Pn Qn TCD TCU
Count Up Clock Pulse Input Count Down Clock Pulse Input Asynchronous Master Reset (Clear) Input Asynchronous Parallel Load (Active LOW) Input Parallel Data Inputs Flip-Flop Outputs (Note b) Terminal Count Down (Borrow) Output (Note b) Terminal Count Up (Carry) Output (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L. 10 U.L.
12
13
MR Q0 Q1 Q2 Q3 14 3 2 6 7
SN54/74LS192 SN54/74LS193
STATE DIAGRAMS LS192 LOGIC EQUATIONS FOR TERMINAL COUNT
TCU = Q0 Q3 CPU TCD = Q0 Q1 Q2 Q3 CPD
15
15
14
14
LS193 LOGIC EQUATIONS FOR TERMINAL COUNT

13 7 TCU = Q0 Q1 Q2 Q3 CPU TCD = Q0 Q1 Q2 Q3 CPD COUNT UP COUNT DOWN 13 7
12
11
10
12
11
10
LS192
LS193
LOGIC DIAGRAMS
P0 PL (LOAD) CPU (UP COUNT)
11 5 12 15 1
P1
10
P2
9
P3
TCU (CARRY OUTPUT)
SD T
Q T
SD
Q T
SD
Q T
SD
CD Q
CD Q
CD Q
CD Q
13
CPD (DOWN COUNT) MR (CLEAR)
4 14 3 2 6 7
TCD (BORROW OUTPUT)
Q0
Q1
Q2
Q3
LS192
SN54/74LS192 SN54/74LS193
LOGIC DIAGRAMS (continued)

P0 PL (LOAD) CPU (UP COUNT)
11 5 12 15 1
P1
10
P2
9
P3
TCU (CARRY OUTPUT)
SD T
Q T
SD
Q T
SD
Q T
SD
CD Q
CD Q
CD Q
CD Q
13
CPD (DOWN COUNT) MR (CLEAR)
4 14 3 2 6 7
TCD (BORROW OUTPUT)
Q0
Q1
Q2
Q3
LS193
SN54/74LS192 SN54/74LS193
FUNCTIONAL DESCRIPTION The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP / DOWN (Reversable) Counters. The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations. Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW. The Terminal Count Up (TCU) and Terminal Count Down (TCD) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the LS192, 15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause TCU to go LOW. TCU will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the TCD output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter. Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (P0, P3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.
MODE SELECT TABLE

MR H L L L L PL X L H H H CPU X X H H CPD X X H H MODE Reset (Asyn.) Preset (Asyn.) No Change Count Up Count Down
L = LOW Voltage Level H = HIGH Voltage Level X = Dont Care = LOW-to-HIGH Clock Transition
SN54/74LS192 SN54/74LS193


Limits Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Maximum Clock Frequency CPU Input to TCU Output CPD Input to TCD Output Clock to Q PL to Q MR Input to Any Output Min 25 Typ 32 17 18 16 15 27 30 24 25 23 26 24 24 24 38 47 40 40 35 Max Unit MHz ns ns ns ns ns VCC = 5.0 V CL = 15 pF Test Conditions
SN54/74LS192 SN54/74LS193
Limits Symbol tW ts th trec Parameter Any Pulse Width Data Setup Time Data Hold Time Recovery Time Min 20 20 5.0 40 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
DEFINITIONS OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the PL transition from LOW-to-HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the PL transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the PL transition from LOW-to-HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.
SN54/74LS192 SN54/74LS193
AC WAVEFORMS
CPU or CPD
1.3 V tPHL
tW tPLH
1.3 V
1.3 V
1.3 V
Figure 1
CPU or CPD tPHL TCU or TCD
1.3 V tPLH 1.3 V
Pn
1.3 V tPHL tPLH
Qn
1.3 V
NOTE: PL = LOW
Figure 2
Figure 3
Pn tw PL 1.3 V tPLH Qn
1.3 V PL tW tPHL 1.3 V Q CPU or CPD tPHL 1.3 V 1.3 V 1.3 V trec
Figure 4
Figure 5
Pn ts(H) PL
1.3 V th(H) ts(L) 1.3 V
1.3 V th(L) MR tW Q=P CPU or CPD tPHL Q 1.3 V 1.3 V trec 1.3 V
Qn
Q=P
Figure 6
Figure 7
SN54/74LS194A 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

The SN54 / 74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The LS194A is similar in operation to the LS195A Universal Shift Register, with added features of shift left without external connections and hold (do nothing) modes of operation. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL families.
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

LOW POWER SCHOTTKY
Typical Shift Frequency of 36 MHz Asynchronous Master Reset Hold (Do Nothing) Mode Fully Synchronous Serial or Parallel Data Transfers Input Clamp Diodes Limit High Speed Termination Effects

16 1

VCC 16 Q0 15 Q1 14 Q2 13 Q3 12 CP 11 S1 10 S0 9
16 1
16 1
1 MR
2 DSR
3 P0
4 P1
5 P2
6 P3
DSL GND
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.
S0, S1 P0 P3 DSR DSL CP MR Q0 Q3
Mode Control Inputs Parallel Data Inputs Serial (Shift Right) Data Input Serial (Shift Left) Data Input Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input Parallel Outputs (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
SN54/74LS194A
LOGIC DIAGRAM
10
P0
3
P1
4
P2
P3
6
S1
9
S0
2
DSR
DSL
S CP
Q0
S CP
Q1
S CP
Q2
S CP
Q3
R CLEAR
R CLEAR
R CLEAR
R CLEAR
CP MR
11 1 15 14 13 12
Q0
Q1
Q2
Q3
FUNCTIONAL DESCRIPTION The Logic Diagram and Truth Table indicate the functional characteristics of the LS194A 4-Bit Bidirectional Shift Register. The LS194A is similar in operation to the Motorola LS195A Universal Shift Register when used in serial or parallel data register transfers. Some of the common features of the two devices are described below: All data and mode control inputs are edge-triggered, responding only to the LOW to HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse. The register is fully synchronous, with all operations taking place in less than 15 ns (typical) making the device especially useful for implementing very high speed CPUs, or the memory buffer registers. The four parallel data inputs (P0, P1, P2, P3) are D-type inputs. When both S0 and S1 are HIGH, the data appearing on P0, P1, P2, and P3 inputs is transferred to the Q0, Q1, Q2, and
INPUTS MR L H H H H H H S1 X I h h I I h S0 X I I I h h h DSR X X X X I h X DSL X X I h X X X Pn X X X X X X Pn Q0 L q0 q1 q1 L H P0 Q1 L q1 q2 q2 q0 q0 P1
Q3 outputs respectively following the next LOW to HIGH transition of the clock. The asynchronous Master Reset (MR), when LOW, overrides all other input conditions and forces the Q outputs LOW. Special logic features of the LS194A design which increase the range of application are described below: Two mode control inputs (S0, S1) determine the synchronous operation of the device. As shown in the Mode Selection Table, data can be entered and shifted from left to right (shift right, Q0 Q1, etc.) or right to left (shift left, Q3 Q2, etc.), or parallel data can be entered loading all four bits of the register simultaneously. When both S0 and S1,are LOW, the existing data is retained in a do nothing mode without restricting the HIGH to LOW clock transition. D-type serial data inputs (DSR, DSL) are provided on both the first and last stages to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

OPERATING MODE Reset Hold Shift Left Shift Right Parallel Load OUTPUTS Q2 L q2 q3 q3 q1 q1 P2 Q3 L q3 L H q2 q2 P3
L = LOW Voltage Level H = HIGH Voltage Level X = Dont Care I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition pn (qn) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.
SN54/74LS194A


Limits Symbol fMAX tPLH tPHL tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock to Output Propagation Delay, MR to Output Min 25 Typ 36 14 17 19 22 26 30 Max Unit MHz ns ns VCC = 5.0 V CL = 15 pF F Test Conditions
SN54/74LS194A
Limits Symbol tW ts ts th trec Parameter Clock or MR Pulse Width Mode Control Setup Time Data Setup Time Hold time, Any Input Recovery Time Min 20 30 20 0 25 Typ Max Unit ns ns ns ns ns VCC = 5.0 V Test Conditions
DEFINITIONS OF TERMS SETUP TIME(ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.
AC WAVEFORMS
The shaded areas indicate when the input is permitted to change for predictable output performance. 1/fmax 1.3 V CLOCK tPHL OUTPUT 1.3 V tW tPLH 1.3 V DSR DSL ts(L) th(L) = 0 P0 P1 P2 P3 ts(L) th(L) = 0 CLOCK OUTPUT* MR 1.3 V ts(H) th(H) = 0 1.3 V 1.3 V ts(H) th(H) = 0 1.3 V S1 S0
( IS SHIFT LEFT)
OTHER CONDITIONS: S1 = L, MR = H, S0 = H
Figure 1. Clock to Output Delays Clock Pulse Width and fmax
1.3 V tW trec 1.3 V
OTHER CONDITIONS: MR = H OTHER CONDITIONS: *DSR SET-UP TIME AFFECTS Q0 ONLY OTHER CONDITIONS: DSL SET-UP TIME AFFECTS Q3 ONLY
CLOCK tPHL OUTPUT 1.3 V
Figure 3. Setup (ts) and Hold (th) Time for Serial Data (DSR, DSL) and Parallel Data (P0, P1, P2, P3)
(STABLE TIME) S0 S1 ts th = 0 CLOCK 1.3 V OTHER CONDITIONS: MR = H ts th = 0 1.3 V 1.3 V
OTHER CONDITIONS: S0, S1 = H OTHER CONDITIONS: PO = P1 = P2 = P3 = H
Figure 4. Setup (ts) and Hold (th) Time for S Input
SN54/74LS195A UNIVERSAL 4-BIT SHIFT REGISTER

The SN54 / 74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.
UNIVERSAL 4-BIT SHIFT REGISTER

LOW POWER SCHOTTKY
Typical Shift Right Frequency of 39 MHz Asynchronous Master Reset J, K Inputs to First Stage Fully Synchronous Serial or Parallel Data Transfers Input Clamp Diodes Limit High Speed Termination Effects

VCC 16 Q0 15 Q1 14 Q2 13 Q3 12 Q3 11 CP 10 PE 9

16 1
16 1
1 MR
2 J
3 K
4 P0
5 P1
6 P2
7 P3
8 GND
16
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
PE P0 P3 J K CP MR Q 0 Q3 Q3
Parallel Enable (Active LOW) Input Parallel Data Inputs First Stage J (Active HIGH) Input First Stage K (Active LOW) Input Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input Parallel Outputs (Note b) Complementary Last Stage Output (Note b)
LOGIC SYMBOL
9 4 5 6 7
2 10 3
J CP K
PE P0 P1 P2 P3 Q3 11
MR Q0 Q1 Q2 Q3 1 15 14 13 12 VCC = PIN 16 GND = PIN 8
SN54/74LS195A
LOGIC DIAGRAM
PE J
9 2 3
K
4
P0
5
P1
6
P2
7
P3
1
MR
10
CP
R CD Q0 CP S VCC = PIN 16 GND = PIN 8 = PIN NUMBERS Q0

15
R CD CP S Q0
14
R CD CP S Q2
13
R CD Q3 CP S Q3
12 11
Q0
Q1
Q2
Q3 Q3
FUNCTIONAL DESCRIPTION The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds. The LS195A has two primary modes of operation, shift right (Q0 Q1) and parallel load which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop Q0 via the J and K inputs and is shifted one bit in the direction Q0 Q1 Q2 Q3 following each LOW to HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins together. When the PE input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs P0, P1, P2, P3 is transferred to the respective Q0, Q1, Q2, Q3 outputs following the LOW to HIGH clock transition. Shift left operations (Q3 Q2) can be achieved by tying the Qn Outputs to the Pn1 inputs and holding the PE input LOW. All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, K, Pn and PE inputs for logic operation except for the set-up and release time requirements. A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.

OPERATING MODES Asynchronous Reset Shift, Set First Stage Shift, Reset First Shift, Toggle First Stage Shift, Retain First Stage Parallel Load INPUTS MR L H H H H H PE X h h h h I J X h I h I X K X h I I h X Pn X X X X X pn Q0 L H L q0 q0 p0 Q1 L q0 q0 q0 q0 p1 OUTPUTS Q2 L q1 q1 q1 q1 p2 Q3 L q2 q2 q2 q2 p3 Q3 H q2 q2 q2 q2 p3
L = LOW voltage levels H = HIGH voltage levels X = Dont Care I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition. h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition. pn (qn) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.
SN54/74LS195A


Limits Symbol fMAX tPLH tPHL tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock to Output Propagation Delay, MR to Output Min 30 Typ 39 14 17 19 22 26 30 Max Unit MHz ns ns VCC = 5.0 V CL = 15 pF F Test Conditions

Limits Symbol tW tW ts ts trec trel th Parameter CP Clock Pulse Width MR Pulse Width PE Setup Time Data Setup Time Recovery Time PE Release Time Data Hold Time 0 Min 16 12 25 15 25 10 Typ Max Unit ns ns ns ns ns ns ns VCC = 5.0 V Test Conditions
SN54/74LS195A
DEFINITIONS OF TERMS SETUP TIME(ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.
AC WAVEFORMS
tW 1.3 V CLOCK tPHL OUTPUT 1.3 V CONDITIONS: J = PE = MR = H K=L 1.3 V tPLH 1.3 V
PE 1.3 V ts(L) th(L) = 0 P0 P1 P2 P3 ts(L) th(L) = 0 CLOCK OUTPUT* ts(H) th(H) = 0 1.3 V 1.3 V ts(H) th(H) = 0
J&K
Figure 1. Clock to Output Delays and Clock Pulse Width
CONDITIONS: MR = H *J AND K SETUP TIME AFFECTS Q0 ONLY
MR
tW 1.3 V 1.3 V trec
Figure 3. Setup (ts) and Hold (th) Time for Serial Data (J & K) and Parallel Data (P0, P1, P2, P3)
CLOCK tPHL OUTPUT 1.3 V
1.3 V LOAD PARALLEL DATA 1.3 V 1.3 V ts(L) trel 1.3 V ts(H) trel 1.3 V LOAD SERIAL DATA SHIFT RIGHT
PE
CONDITIONS: PE = L PO = P1 = P2 = P3 = H
CLOCK
OUTPUT
Qn = Pn
Qn* = Qn1
CONDITIONS: MR = H *Q0 STATE WILL BE DETERMINED BY J AND K INPUTS .
Figure 4. Setup (ts) and Hold (th) Time for PE Input
4-STAGE PRESETTABLE RIPPLE COUNTERS

The SN54/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8, 4, 2, 1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW. Both circuit types have a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH.
SN54/74LS196 SN54/74LS197
4-STAGE PRESETTABLE RIPPLE COUNTERS

LOW POWER SCHOTTKY

14 1
Low Power Consumption Typically 80 mW High Counting Rates Typically 70 MHz Choice of Counting Modes BCD, Bi-Quinary, Binary Asynchronous Presettable Asynchronous Master Reset Easy Multistage Cascading Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 14 MR 13 Q3 12 P3 11 P1 10 Q1 9 CP0 8
14 1
14 1
1 PL
2 Q2
3 P2
4 P0
5 Q0
6 CP1
7 GND LOADING (Note a) HIGH LOW 1.5 U.L. 1.75 U.L. 0.8 U.L. 0.5 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 8 6
PIN NAMES
LOGIC SYMBOL
1 PL 4 10 3 11 P0 P1 P2 P3
CP0 CP1 (LS196) CP1 (LS197) MR PL P0P3 Q0Q3
Clock (Active LOW Going Edge) Input to Divide-by-Two Section Clock (Active LOW Going Edge) Input to Divide-by-Five Section Clock (Active LOW Going Edge) Input to Divide-by-Eight Section Master Reset (Active LOW) Input Parallel Load (Active LOW) Input Data Inputs Outputs (Notes b, c)
1.0 U.L. 2.0 U.L. 1.0 U.L. 1.0 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
CP0
CP1 MR 13
Q0 Q1 Q2 Q3 5 9 2 12
NOTES: a. 1 TTL Unit Load (U.L.) = 40A HIGH/1.6 mA LOW. b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) b. Temperature Ranges. c. In addition to loading shown, Q0 can also drive CP1.
SN54/74LS196 SN54/74LS197
LOGIC DIAGRAM
P0
13 4
P1
10
P2
3
P3
11
MR PL
1
J SD Q
J SD Q
J SD Q
J SD Q
CP0
K CD Q
6
K CD Q
K CD Q
K CD Q
CP1 Q0
12
Q1
Q2
Q3
LS196
P0
13 4
P1
10
P2
3
P3
11
MR PL
1
J SD Q
J SD Q
J SD Q
J SD Q
CP0
K CD Q
6
K CD Q
K CD Q
K CD Q
CP1 Q0
12
Q1
Q2
Q3
LS197
SN54/74LS196 SN54/74LS197
FUNCTIONAL DESCRIPTION The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divideby-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The CP0 input serves the Q0 flip-flop in both circuit types while the CP1 input serves the divide-by-five or divide-by-eight section. The Q0 output is designed and specified to drive the rated fan-out plus the CP1 input. With the input frequency connected to CP0 and Q0 driving CP1, the LS197 forms a straightforward module-16 counter, with Q0 the least significant output and Q3 the most significant output. The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to CP0 and with Q0 driving CP1, the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to CP1 and Q3 driving CP0, Q0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section. The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data (P0 P3) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the Pn inputs will be reflected in the outputs.
Figure 2. LS196 COUNT SEQUENCES

DECADE (NOTE 1) COUNT 0 1 2 3 4 5 6 7 8 9 Q3 L L L L L L L L H H Q2 L L L L H H H H L L Q1 L L H H L L H H L L Q0 L H L H L H L H L H COUNT 0 1 2 3 4 5 6 7 8 9 Q0 L L L L L H H H H H BI-QUINARY (NOTE 2) Q3 L L L L H L L L L H Q2 L L H H L L L H H L Q1 L H L H L L H L H L
NOTES: 1. Signal applied to CP0, Q0 connected to CP1. 2. Signal applied to CP1, Q3 connected to CP0.
MODE SELECT TABLE

INPUTS RESPONSE MR L H H PL X L H CP X X Reset (Clear) Parallel Load Count
H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care = HIGH to Low Clock Transition
SN54/74LS196 SN54/74LS197

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Data, PL MR, CP0 (LS196) MR, CP0, CP1 (LS197) CP1 (LS196) Data, PL MR, CP0 (LS196) MR, CP0, CP1 (LS197) CP1 (LS196) Input LOW Current Data, PL MR CP0 CP1 (LS196) CP1 (LS197) Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 40 40 80 0.1 0.2 0.2 0.4 0.4 0.8 2.4 2.8 1.3 100 27 V 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
IIL
mA
IOS ICC
mA mA
VCC = MAX VCC = MAX
SN54/74LS196 SN54/74LS197
Limits LS196 Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Maximum Clock Frequency CP0 Input to Q0 Output CP1 Input to Q1 Output CP1 Input to Q2 Output CP1 Input to Q3 Output Data to Output PL Input to Any Output MR Input to Any Output Min 30 Typ 40 8.0 13 16 22 38 41 12 30 20 29 27 30 34 15 20 24 33 57 62 18 45 30 44 41 45 51 Max Min 30 LS197 Typ 40 8.0 14 12 23 34 42 55 63 18 29 26 30 34 15 21 19 35 51 63 78 95 27 44 39 45 51 Max Unit MHz ns ns ns ns ns ns ns VCC = 5.0 V CL = 15 pF Test Conditions

Limits LS196 Symbol tW tW tW tW ts ts th th trec Parameter CP0 Pulse Width CP1 Pulse Width PL Pulse Width MR Pulse Width Data Input Setup Time HIGH Data Input Setup Time LOW Data Hold Time HIGH Data Hold Time LOW Recovery Time Min 20 30 20 15 10 15 10 10 30 Typ Max Min 20 30 20 15 10 15 10 10 30 LS197 Typ Max Unit ns ns ns ns ns ns ns ns ns VCC = 5.0 V Test Conditions
DEFINITIONS OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.
SN54/74LS196 SN54/74LS197
AC WAVEFORMS
CP
1.3 V tPHL 1.3 V
tW(H) tPLH
1.3 V
1.3 V
Figure 1
Pn tPHL Qn
1.3 V
1.3 V tPLH
Pn tW PL 1.3 V tPLH tPHL
1.3 V
NOTE: PL = LOW
Qn
1.3 V
Figure 2
Figure 3
Pn* PL OR MR tW CP tPHL Q 1.3 V 1.3 V Qn* Q=P 1.3 V trec PL ts(H)
1.3 V th(H) ts(L) 1.3 V
1.3 V th(L) 1.3 V
Q=P
Figure 4
Figure 5
DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

Each multivibrator of the LS221 features a negative-transition-triggered input and a positive-transition-triggered input either of which can be used as an inhibit input. Pulse triggering occurs at a voltage level and is not related to the transition time of the input pulse. Schmitt-trigger input circuitry for B input allows jitter-free triggering for inputs as slow as 1 volt / second, providing the circuit with excellent noise immunity. A high immunity to VCC noise is also provided by internal latching circuitry. Once triggered, the outputs are independent of further transitions of the inputs and are a function of the timing components. The output pulses can be terminated by the overriding clear. Input pulse width may be of any duration relative to the output pulse width. Output pulse width may be varied from 35 nanoseconds to a maximum of 70 s by choosing appropriate timing components. With Rext = 2.0 k and Cext = 0, a typical output pulse of 30 nanoseconds is achieved. Output rise and fall times are independent of pulse length. Pulse width stability is achieved through internal compensation and is virtually independent of VCC and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components. Jitter-free operation is maintained over the full temperature and VCC ranges for greater than six decades of timing capacitance (10 pF to 10 F), and greater than one decade of timing resistance (2.0 to 70 k for the SN54LS221, and 2.0 to 100 k for the SN74LS221). Pulse width is defined by the relationship: tw(out) = CextRext ln 2.0 0.7 Cext Rext; where tW is in ns if Cext is in pF and Rext is in k . If pulse cutoff is not critical, capacitance up to 1000 F and resistance as low as 1.4 k may be used. The range of jitter-free pulse widths is extended if VCC is 5.0 V and 25C temperature.
SN54/74LS221
DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

LOW POWER SCHOTTKY

16 1
16 1
16 1
SN54LS221 and SN74LS221 is a Dual Highly Stable One-Shot Overriding Clear Terminates Output Pulse Pin Out is Identical to SN54 / 74LS123
(TOP VIEW)
VCC 16 1 Rext/ 1 Cext Cext 15 14 Q Q CLR 1Q 13 2Q 12 2 CLR 11 2B 10 2A 9 VCC CLR Q Q 4 1Q 5 2Q 6 2 Cext 8 7 2 Rext/ GND Cext Cext Rext + R/C L X X H H
*
FUNCTION TABLE (EACH MONOSTABLE)

INPUTS CLEAR A X H X L L B X X L H H MAXIMUM OUTPUT PULSE LENGTH 49 s 70 s OUTPUTS Q L L L Q H H H
1 1A
2 1B
3 1 CLR
*See operational notes Pulse Trigger Modes
TYPE SN54LS221 SN74LS221
positive logic: Low input to clear resets Q low and positive logic: Q high regardless of dc levels at A positive logic: or B inputs.
TYPICAL POWER DISSIPATION 23 mW 23 mW
SN54/74LS221
OPERATIONAL NOTES Once in the pulse trigger mode, the output pulse width is determined by tW = RextCextIn2, as long as Rext and Cext are within their minimum and maximum valves and the duty cycle is less than 50%. This pulse width is essentially independent of VCC and temperature variations. Output pulse widths varies typically no more than 0.5% from device to device. If the duty cycle, defined as being 100 tW where T is the T input period of the input pulse, rises above 50%, the output pulse width will become shorter. If the duty cycle varies between low and high valves, this causes the output pulse width to vary in length, or jitter. To reduce jitter to a minimum, Rext should be as large as possible. (Jitter is independent of Cext). With Rext = 100K, jitter is not appreciable until the duty cycle approaches 90%. Although the LS221 is pin-for-pin compatible with the LS123, it should be remembered that they are not functionally identical. The LS123 is retriggerable so that the output is dependent upon the input transitions once it is high. This is not the case for the LS221. Also note that it is recommended to externally ground the LS123 Cext pin. However, this cannot be done on the LS221. The SN54LS/74LS221 is a dual, monolithic, non-retriggerable, high-stability one shot. The output pulse width, tW can be varied over 9 decades of timing by proper selection of the external timing components, Rext and Cext. Pulse triggering occurs at a voltage level and is, therefore, independent of the input slew rate. Although all three inputs have this Schmitt-trigger effect, only the B input should be used for very long transition triggers (1.0 V/s). High immunity to VCC noise (typically 1.5 V) is achieved by internal latching circuitry. However, standard VCC bypassing is strongly recommended. The LS221 has four basic modes of operation. Clear Mode: If the clear input is held low, irregardless of the previous output state and other input states, the Q output is low.
Inhibit Mode: If either the A input is high or the B input is low, once the Q output goes low, it cannot be retriggered by other inputs. Pulse Trigger Mode: A transition of the A or B inputs as indicated in the functional truth table will trigger the Q output to go high for a duration determined by the tW equation described above; Q will go low for a corresponding length of time. The Clear input may also be used to trigger an output pulse, but special logic preconditioning on the A or B inputs must be done as follows: Following any output triggering action using the A or B inputs, the A input must be set high OR the B input must be set low to allow Clear to be used as a trigger. Inputs should then be set up per the truth table (without triggering the output) to allow Clear to be used a trigger for the output pulse. If the Clear pin is routinely being used to trigger the output pulse, the A or B inputs must be toggled as described above before and between each Clear trigger event. Once triggered, as long as the output remains high, all input transitions (except overriding Clear) are ignored. Overriding Clear Mode: If the Q output is high, it may be forced low by bringing the clear input low.
SN54/74LS221

Limits Symbol VT+ VT T VT+ VT T VIH VIL VIK VOH Parameter Positive-Going Threshold Voltage at C Input Negative-Going Threshold g g Voltage at C Input Positive-Going Threshold Voltage at B Input Negative-Going Threshold g g Voltage at B Input Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Voltage 54 Output HIGH Voltage 74 54 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Input A Input B Clear Short Circuit Current (Note 1) Power Supply Current Quiescent Triggered 20 4.7 19 0.4 0.8 0.8 100 11 27 0.35 0.5 20 IIH V A mA 2.7 3.4 0.25 0.4 V V 2.5 3.4 0.8 1.5 V V VCC = MIN, IOH = MAX MIN IOL = 4.0 mA IOL = 8.0 mA 54 74 0.7 0.8 2.0 0.7 V 54 74 0.7 0.7 Min Typ 1.0 0.8 0.8 1.0 0.9 0.9 2.0 Max 2.0 Unit V V V V V V V VCC = MIN Guaranteed Input HIGH Voltage for A Input Guaranteed Input LOW Voltage for g A Input VCC = MIN, IIN = 18 mA VCC = MIN VCC = MIN VCC = MIN Test Conditions
VCC = MIN
IIL
mA
IOS ICC
mA
VCC = MAX VCC = MAX
mA
SN54/74LS221
Symbol tPLH From (Input) A B A tPHL tPHL tPLH B Clear Clear To (Output) Q Q Q Q Q Q 70 20 tW(out) W( t) A or B Q or Q 600 6.0 670 6.9 750 7.5 ms Limits Min Typ 45 35 50 40 35 44 120 47 Max 70 ns 55 80 ns 65 55 65 150 70 ns ns ns CL = 15 pF, See Figure 1 Cext = 80 pF, Rext = 2.0 Cext = 0, Rext = 2.0 k Cext = 100 pF, Rext = 10 k Cext = 1.0 F, Rext = 10 k Cext = 80 pF Rext = 2.0 pF, t t 20 Unit Test Conditions
AC SETUP REQUIREMENTS (VCC = 5.0 V, TA = 25C)

Limits Symbol Parameter Rate of Rise or Fall of Input Pulse dv/dt Schmitt, B Logic Input, A Input Pulse Width tW ts Rext t Cext Clear-Inactive-State Setup Time 54 External Timing Resistance 74 External Timing Capacitance Output Duty Cycle RT = 2.0 k RT = MAX Rext 50 90 % 1.4 0 100 1000 F A or B, tW(in) Clear, tW (clear) 40 40 15 1.4 70 k ns ns 1.0 1.0 V/s V/s Min Typ Max Unit
SN54/74LS221
AC WAVEFORMS
tW(in) B INPUT 60 ns CLEAR tPLH Q OUTPUT tPHL Q OUTPUT A INPUT IS LOW.

TRIGGER FROM B, THEN CLEAR CONDITION 1
3V 1.3 V 0V 3V tPHL 0V VOH VOL VOH VOL
tPLH
3V B INPUT 60 ns CLEAR Q OUTPUT A INPUT IS LOW.

TRIGGER FROM B, THEN CLEAR CONDITION 2
0V 1.3 V 3V 0V VOH VOL
B INPUT 50 ns CLEAR TRIGGERED Q OUTPUT NOT TRIGGERED A INPUT IS LOW. tW(out) 0 ts
3V 0V 3V 0V VOH VOL
CLEAR OVERRIDING B, THEN TRIGGER FROM B
B INPUT 50 ns CLEAR 50 ns 1.3 V
3V 0V 3V 0V
Q OUTPUT A INPUT IS LOW.

TRIGGERING FROM POSITIVE TRANSITION OF CLEAR
VOH VOL
Figure 1

The SN54 / 74LS240, 241 and 244 are Octal Buffers and Line Drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density.
SN54/74LS240 SN54/74LS241 SN54/74LS244
OCTAL BUFFER / LINE DRIVER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY
Hysteresis at Inputs to Improve Noise Margins 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Input Clamp Diodes Limit High-Speed Termination Effects
LOGIC AND CONNECTION DIAGRAMS DIP (TOP VIEW) SN54 / 74LS240
VCC 2G 20 19 1Y1 18 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 17 16 15 14 13 12 11
20 1
20 1
1 1G
2 1A1
3 4 5 2Y4 1A2 2Y3
6 8 9 10 7 1A3 2Y2 1A4 2Y1 GND

20 1
SN54 / 74LS241
VCC 2G 20 19 1Y1 18 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 17 16 15 14 13 12 11
SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXDW SOIC 1 1G 2 1A1 3 4 5 2Y4 1A2 2Y3 6 8 9 10 7 1A3 2Y2 1A4 2Y1 GND
SN54 / 74LS244
VCC 2G 20 19 1Y1 18 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 17 16 15 14 13 12 11
1 1G
2 1A1
3 4 5 2Y4 1A2 2Y3
8 9 10 6 7 1A3 2Y2 1A4 2Y1 GND
SN54/74LS240 SN54/74LS241 SN54/74LS244

TRUTH TABLES SN54 / 74LS240
INPUTS OUTPUT 1G, 2G L L H D L H X H L (Z) 1G, 2G L L H D L H X L H (Z)
SN54 / 74LS244
INPUTS OUTPUT
SN54 / 74LS241
INPUTS 1G L L H D L H X OUTPUT 2G L H (Z) H H L D L H X L H (Z) INPUTS OUTPUT
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = HIGH Impedance

Symbol VCC TA IOH Supply Voltage Operating Ambient Temperature Range Output Current High Parameter 54 74 54 74 54, 74 54 74 IOL Output Current Low 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 3.0 12 15 12 24 Unit V C mA mA mA
SN54/74LS240 SN54/74LS241 SN54/74LS244

Limits Symbol VIH VIL VT+VT VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Hysteresis Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 54, 74 54, 74 VOL IOZH IOZL IIH IIL IOS Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current Output Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH Total, Output LOW ICC Total at HIGH Z LS240 LS241/244 LS240 LS241/244 40 0.2 225 27 44 46 50 54 mA A VCC = MAX 0.35 0.5 20 20 20 V A A A mA mA mA 2.0 0.25 0.4 V V 2.4 0.2 0.4 0.65 3.4 1.5 0.8 V V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 3.0 mA VCC = MIN, IOH = MAX IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX

Limits Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPLZ tPHZ Parameter Propagation Delay, Data to Output LS240 Propagation Delay, Data to Output LS241 / 244 Output Enable Time to HIGH Level Output Enable Time to LOW Level Output Disable Time from LOW Level Output Disable Time from HIGH Level Min Typ 9.0 12 12 12 15 20 15 10 Max 14 18 18 18 23 30 25 18 Unit ns ns ns ns ns ns CL = 5.0 pF, RL = 667 CL = 45 pF, RL = 667 Test Conditions
SN54/74LS240 SN54/74LS241 SN54/74LS244
AC WAVEFORMS
VIN
1.3 V tPLH
1.3 V tPHL 1.3 V
VCC RL SW1
VOUT
1.3 V
Figure 1
TO OUTPUT UNDER TEST VIN 1.3 V tPHL VOUT 1.3 V 1.3 V tPLH 1.3 V CL* 5 k SW2
Figure 2
VE VE VOUT
1.3 V tPZL 1.3 V
1.3 V tPLZ 1.3 V VOL 0.5 V SYMBOL tPZH tPZL tPLZ tPHZ
SWITCH POSITIONS
Figure 3
Figure 5
VE 1.3 V VE VOUT tPZH 1.3 V 1.3 V tPHZ VOH 1.3 V 0.5 V
Figure 4
QUAD BUS TRANSCEIVER

The SN54 / 74LS242 and SN54 / 74LS243 are Quad Bus Transmitters / Receivers designed for 4-line asynchronous 2-way data communications between data buses.
SN54/74LS242 SN54/74LS243
Hysteresis at Inputs to Improve Noise Immunity 2-Way Asynchronous Data Bus Communication Input Clamp Diodes Limit High-Speed Termination Effects
LOGIC AND CONNECTION DIAGRAMS DIP (TOP VIEW) SN54 / 74LS242
VCC 14 GBA 13 NC 12 1B 11 2B 10 3B 9 4B 8
QUAD BUS TRANSCEIVER

LOW POWER SCHOTTKY

14 1
1 GBA
2 NC
3 1A
4 2A
5 3A
6 4A
7 GND
14 NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. 1
SN54 / 74LS243
VCC 14 GBA 13 NC 12 1B 11 2B 10 3B 9 4B 8
14 1
1 GBA 2 NC 3 1A 4 2A 5 3A 6 4A 7 GND SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXDW SOIC
TRUTH TABLES SN54 / 74LS242

INPUTS OUTPUT GAB L L H D L H X H L (Z) GAB L H H D X L H (Z) H L INPUTS OUTPUT GAB L L H D L H X L H (Z) INPUTS OUTPUT GAB L H H D X L H (Z) H L
SN54/74LS243
INPUTS OUTPUT
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = HIGH Impedance
SN54/74LS242 SN54/74LS243

Limits Symbol VIH VIL VT+VT VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Hysteresis Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 54, 74 54, 74 VOL IOZH IOZL Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW D, E1, E2 IIH Input HIGH Current E1, E2 D Input IIL IOS Input LOW Current Output Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH ICC Total, Output LOW LS242 Total at HIGH Z LS243 54
Min 2.0
Typ
Max
Unit V
Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 3.0 mA VCC = MIN, IOH = MAX IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
0.7 V 0.8 0.2 0.4 0.65 2.4 2.0 0.25 0.35 0.4 0.5 40 200 20 0.1 0.1 0.2 40 225 38 50 50 mA 3.4 1.5 V V V V V V A A A mA mA mA mA
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 5.5 V VCC = MAX, VIN = 0.4 V VCC = MAX
VCC = MAX
SN54/74LS242 SN54/74LS243

Limits LS242 Symbol tPLH tPHL tPZH tPZL tPLZ tPHZ Parameter Propagation Delay, Data to Output Output Enable Time to HIGH Level Output Enable Time to LOW Level Output Disable Time from LOW Level Output Disable Time from HIGH Level Min Typ 9.0 12 15 20 15 10 Max 14 18 23 30 25 18 Min LS243 Typ 12 12 15 20 15 10 Max 18 18 23 30 25 18 Unit ns ns ns ns ns CL = 5.0 pF, RL = 667 CL = 45 pF, F, RL = 667 Test Conditions
AC WAVEFORMS
VIN
1.3 V tPLH
1.3 V tPHL 1.3 V SW1
VCC RL
VOUT
1.3 V
Figure 1
TO OUTPUT UNDER TEST VIN 1.3 V tPHL VOUT 1.3 V 1.3 V tPLH 1.3 V
5 k CL* SW2
Figure 2
VE VE VOUT
1.3 V tPZL 1.3 V
1.3 V tPLZ 1.3 V VOL SYMBOL tPZH tPZL tPLZ tPHZ
SWITCH POSITIONS
0.5 V
Figure 3
Figure 5
Figure 4
SN54/74LS245 OCTAL BUS TRANSCEIVER

The SN54 / 74LS245 is an Octal Bus Transmitter/Receiver designed for 8-line asynchronous 2-way data communication between data buses. Direction Input (DR) controls transmission of Data from bus A to bus B or bus B to bus A depending upon its logic level. The Enable input (E) can be used to isolate the buses.
OCTAL BUS TRANSCEIVER

LOW POWER SCHOTTKY
Hysteresis Inputs to Improve Noise Immunity 2-Way Asynchronous Data Bus Communication Input Diodes Limit High-Speed Termination Effects ESD > 3500 Volts LOGIC AND CONNECTION DIAGRAMS DIP (TOP VIEW)
VCC 20 E 19 B1 18 B2 17 B3 16 B4 15 B5 14 B6 13 B7 12 B8 11
20 1
1 DIR
2 A1
3 A2
4 A3
5 A4
6 A5
7 A6
8 A7
9 A8
10 GND
20 1
TRUTH TABLE
INPUTS OUTPUT E L L H DIR L H X Bus B Data to Bus A Bus A Data to Bus B Isolation
20 1
SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXDW SOIC

SN54/74LS245
Limits Symbol VIH VIL VT+VT VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Hysteresis Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 54, 74 54, 74 VOL IOZH IOZL Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW A or B, DR or E IIH Input HIGH Current DR or E A or B IIL IOS Input LOW Current Output Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH ICC Total, Output LOW Total at HIGH Z 40 0.35 0.5 20 200 20 0.1 0.1 0.2 225 70 90 95 A mA VCC = MAX V A A A mA mA mA mA 2.0 0.25 0.4 V V 2.4 0.2 0.4 0.65 3.4 1.5 0.8 V V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 3.0 mA VCC = MIN, IOH = MAX IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V, TRISE / TFALL 6.0 ns)

Limits Symbol tPLH tPHL tPZH tPZL tPLZ tPHZ Parameter Propagation Delay, Data to Output Output Enable Time to HIGH Level Output Enable Time to LOW Level Output Disable Time from LOW Level Output Disable Time from HIGH Level Min Typ 8.0 8.0 25 27 15 15 Max 12 12 40 40 25 25 Unit ns ns ns ns ns CL = 5.0 pF, RL = 667 CL = 45 pF, F, RL = 667 Test Conditions
BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS
The SN54/74LS247 thru SN54/74LS249 are BCD-to-Seven-Segment Decoder/Drivers. The LS247 and LS248 are functionally and electrically identical to the LS47 and LS48 with the same pinout configuration. The LS249 is a 16-pin version of the 14-pin LS49 and includes full functional capability for lamp test and ripple blanking which was not available in the LS49. The composition of all characters, except the 6 and 9 are identical between the LS247, 248, 249 and the LS47, 48 and 49. The LS47 thru 49 compose the and without tails, the LS247 thru 249 compose the and with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS248 and 249 have active-high outputs for driving lamp buffers. All types feature a lamp test input and have full ripple-blanking input/output controls. On all types an automatic leading and/or trailing-edge zero-blanking control (RBI and RBO) is incorporated and an overriding blanking input (BI) is contained which may be used to control the lamp intensity by pulsing or to inhibit the outputs lamp test may be performed at any time when the BI/RBO node is at high level. Segment identification and resultant displays are shown below. Display pattern for BCD input counts above 9 are unique symbols to authenticate input conditions. LS247
SN54/74LS247 SN54/74LS248 SN54/74LS249
BCD-TO-SEVEN-SEGMENT DECODERS/ DRIVERS

LOW POWER SCHOTTKY

16 1
16 1
Open-Collector Outputs Drive Indicators Directly Lamp-Test Provision Leading / Trailing Zero Suppression
LS248 Internal Pull-Ups Eliminate Need for External Resistors Lamp-Test Provision Leading / Trailing Zero Suppression LS249 Open-Collector Outputs Lamp-Test Provision Leading / Trailing Zero Suppression
16 1
10
11
12
13
14
15
NUMERICAL DESIGNATIONS AND RESULTANT DISPLAYS

a f e d g b c
SEGMENT IDENTIFICATION
SN54/74LS247 SN54/74LS248 SN54/74LS249

SN54 / 74LS248 SN54 / 74LS259 (TOP VIEW)
OUTPUTS c 11 d 10 e 9 VCC 16 f 15 g 14 f g a 13 b 12 c 11 d 10 e 9
SN54 / 74LS247 (TOP VIEW)

OUTPUTS VCC 16 f 15 g 14 f g a 13 b 12
a b c d e
a b c d e
BI/ B C LT RBORBI D A
BI/ B C LT RBORBI D A
1 B
2 C
INPUTS
3 4 LAMP RB TEST OUT PUT
5 RB IN PUT
6 D
7 A
8 GND
1 B
2 C
INPUTS
INPUTS
3 4 LAMP RB TEST OUT PUT
5 RB IN PUT
6 D
7 A
8 GND
INPUTS
ALL CIRCUIT TYPES FEATURE LAMP INTENSITY MODULATION CAPABILITY

DRIVER OUTPUTS TYPE SN54LS247 SN54LS248 SN54LS249 SN74LS247 SN74LS248 SN74LS249 ACTIVE LEVEL low high high low high high OUTPUT CONFIGURATION open-collector 2.0 k pull-up open-collector open-collector 2.0 k pull-up open-collector SINK CURRENT 12 mA 2.0 mA 4.0 mA 24 mA 6.0 mA 8.0 mA MAX VOLTAGE 15 V 5.5 V 5.5 V 15 V 5.5 V 5.5 V TYPICAL POWER DISSIPATION 35 mW 125 mW 40 mW 35 mW 125 mW 40 mW
LOGIC DIAGRAM LS247

(13) INPUT (7) A INPUT (1) B INPUT (2) C INPUT (6) D BI/RBO BLANKING (4) INPUT OR RIPPLE-BLANKING OUTPUT (3) (14) (12) OUTPUT a INPUT (7) A OUTPUT b OUTPUT c OUTPUT d OUTPUT e OUTPUT f OUTPUT g LAMP TEST INPUT (3) (14) INPUT (1) B INPUT (2) C INPUT (6) D BLANKING (4) INPUT OR RIPPLE-BLANKING OUTPUT (12)
LS248, LS249
(13)
OUTPUT a
OUTPUT b OUTPUT c OUTPUT d OUTPUT e OUTPUT f OUTPUT g
(11)
(11)
(10)
(10)
(9)
(9)
(15)
(15)
LAMP TEST INPUT RBI (5) RIPPLE-BLANKING INPUT
RIPPLE-BLANKING (5) INPUT
SN54/74LS247 SN54/74LS248 SN54/74LS249

LS247 FUNCTION TABLE
DECIMAL OR FUNCTION 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 BI RBI LT INPUTS BI/RBO LT H H H H H H H H H H H H H H H H X H L RBI H X X X X X X X X X X X X X X X X L X D L L L L L L L L H H H H H H H H X L X C L L L L H H H H L L L L H H H H X L X B L L H H L L H H L L H H L L H H X L X A L H L H L H L H L H L H L H L H X L X H H H H H H H H H H H H H H H H L L H a ON OFF ON ON OFF ON ON ON ON ON OFF OFF OFF ON OFF OFF OFF OFF ON b ON ON ON ON ON OFF OFF ON ON ON OFF OFF ON OFF OFF OFF OFF OFF ON c ON ON OFF ON ON ON ON ON ON ON OFF ON OFF OFF OFF OFF OFF OFF ON d ON OFF ON ON OFF ON ON OFF ON ON ON ON OFF ON ON OFF OFF OFF ON e ON OFF ON OFF OFF OFF ON OFF ON OFF ON OFF OFF OFF ON OFF OFF OFF ON f ON OFF OFF OFF ON ON ON OFF ON ON OFF OFF ON ON ON OFF OFF OFF ON g OFF OFF ON ON ON ON ON OFF ON ON ON ON ON ON ON OFF OFF OFF ON 2 3 4 OUTPUTS NOTE
LS248, LS249 FUNCTION TABLE

DECIMAL OR FUNCTION 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 BI RBI LT INPUTS BI/RBO LT H H H H H H H H H H H H H H H H X H L RBI H X X X X X X X X X X X X X X X X L X D L L L L L L L L H H H H H H H H X L X C L L L L H H H H L L L L H H H H X L X B L L H H L L H H L L H H L L H H X L X A L H L H L H L H L H L H L H L H X L X H H H H H H H H H H H H H H H H L L H a H L H H L H H H H H L L L H L L L L H b H H H H H L L H H H L L H L L L L L H c H H L H H H H H H H L H L L L L L L H d H L H H L H H L H H H H L H H L L L H e H L H L L L H L H L H L L L H L L L H f H L L L H H H L H H L L H H H L L L H g L L H H H H H L H H H H H H H L L L H 2 3 4 1 1 OUTPUTS NOTE
H = HIGH Level, L = LOW Level, X = Irrelevant NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must NOTES: 1. be open or high if blanking of a decimal zero is not desired. 2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input. 3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the NOTES: 1. ripple-blanking output (RBO) goes to a low level (response condition). 4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on. BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).
SN54/74LS247
Symbol VCC TA IOH IOL VO(off) IO(on) Supply Voltage Operating Ambient Temperature Range Output Current High BI / RBO Output Current Low BI / RBO Off-State Output Voltage a g On-State Output Current a g On-State Output Current a g Parameter 54 74 54 74 54, 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 50 1.6 3.2 15 12 24 Unit V C A mA V mA

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage g BI / RBO Output LOW Voltage g BI / RBO Off-State Output Current ag On-State Output Voltage g ag Input HIGH Current 0.1 Input LOW Current Any Input, except BI / RBO BI / RBO IOS ICC Short Circuit Current BI / RBO (Note 1) Power Supply Current 0.3 7.0 0.4 1.2 2.0 13 mA mA VCC = MAX VCC = MAX 54 74 54, 74 74 54, 74 54, 74 74 0.25 0.35 2.4 2.4 0.65 4.2 4.2 0.25 0.35 0.4 0.5 250 0.4 0.5 20 IIH 0.8 1.5 V V V V V A V V A mA Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 1.6 mA IOL = 3.2 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VOL
IO(off) VO( ) O(on)
VCC = MAX, VIH = 2.0 V, VO(off) = 15 V, VIL = MAX IO(on) = 12 mA IO(on) = 24 mA VCC = MIN, VIH = 2.0 V, VIL per Truth Table
IIL
mA

Limits Symbol tPLH tPHL tPHL tPLH Parameter Turn-Off Time from A Input Turn-On Time from A Input Turn-Off Time from RBI Input Turn-On Time from RBI Input Min Typ Max 100 100 100 100 Unit ns ns CL = 15 pF, RL = 665 Test Conditions
SN54/74LS248
Symbol VCC TA IOH Supply Voltage Operating Ambient Temperature Range Output Current High BI / RBO Output Current High a g IOL Output Current Low BI / RBO Output Current Low BI / RBO Output Current Low a g Output Current Low a g Parameter 54 74 54 74 54, 74 54, 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 50 100 1.6 3.2 2.0 6.0 mA Unit V C A

Limits Symbol VIH VIL VIK VOH IOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage g a g and BI / RBO Output Current ag Output LOW Voltage ag VOL BI / RBO 54 74 54, 74 2.4 2.4 1.3 0.65 4.2 4.2 2.0 0.8 1.5 V V V mA Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table VCC = MIN, VO = 0.85 V, Input Conditions as for VOH IOL = 2.0 mA IOL = 6.0 mA V 74 IIH Input HIGH Current Any Input, except BI / RBO Input LOW Current Any Input, except BI / RBO BI / RBO IOS ICC Short Circuit Current BI / RBO (Note 1) Power Supply Current 0.3 25 0.35 0.5 20 0.1 0.4 1.2 2.0 38 mA mA VCC = MAX VCC = MAX A mA IOL = 1.6 mA IOL = 3.2 mA VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MIN, VIH = 2.0 V, VIL = per Truth Table er
54, 74 74 54, 74
0.25 0.35 0.25
0.4 0.5 0.4
IIL
mA

Limits Symbol tPLH tPHL tPHL tPLH Parameter Propagation Delay Time, High-to-Low-Level Output from A Input Propagation Delay Time, Low-to-High-Level Output from A Input Propagation Delay Time, High-to-Low-Level Output from RBI Input Propagation Delay Time, Low-to-High-Level Output from RBI Input Min Typ Max 100 100 100 100 Unit ns ns Test Conditions CL = 15 pF RL = 4.0 k CL = 15 pF RL = 6.0 k
SN54/74LS249
Symbol VCC TA IOH IOL VOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High BI / RBO Output Current Low BI / RBO Output Current Low BI / RBO Output Voltage High a g Output Current Low a g Output Current Low a g Parameter 54 74 54 74 54, 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 50 1.6 3.2 5.5 4.0 8.0 Unit V C A mA V mA

Limits Symbol VIH VIL VIK VOH IOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage g BI / RBO Output HIGH Current ag Output LOW Voltage BI / RBO VOL ag 54 74 54, 74 2.4 2.4 0.65 4.2 4.2 250 0.8 1.5 V V V A Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table VCC = MIN, VIH = 2.0 V, VOH = 5.5 V, VIL = MAX IOL = 1.6 mA IOL = 3.2 mA V 74 IIH Input HIGH Current Any Input, except BI / RBO Input LOW Current Any Input, except BI / RBO BI / RBO IOS ICC Short Circuit Current BI / RBO (Note 1) Power Supply Current 0.3 8.0 0.35 0.5 20 0.1 0.4 1.2 2.0 15 mA mA VCC = MAX VCC = MAX A mA IOL = 4.0 mA IOL = 8.0 mA VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MIN, VIH = 2.0 V, VIL = per Truth Table er
54, 74 74 54, 74
0.25 0.35 0.25
0.4 0.5 0.4
IIL
mA

Limits Symbol tPHL tPLH tPHL tPLH Parameter Propagation Delay Time, High-to-Low-Level Output from A Input Propagation Delay Time, Low-to-High-Level Output from A Input Propagation Delay Time, High-to-Low-Level Output from RBI Input Propagation Delay Time, Low-to-High-Level Output from RBI Input Min Typ Max 100 100 100 100 Unit ns ns Test Conditions CL = 15 pF, RL = 2.0 CL = 15 pF, RL = 6.0
SN54/74LS251 8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

The TTL/MSI SN74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

LOW POWER SCHOTTKY
Schottky Process for High Speed Multifunction Capability On-Chip Select Logic Decoding Inverting and Non-Inverting 3-State Outputs Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 I4 15 I5 14 I6 13 I7 12 S0 11 S1 10 S2 9
16

1
16 1
1 I3 PIN NAMES S0S2 E0 I0I7 Z Z
2 I2
3 I1
4 I0
5 Z
6 Z
7 E0
8 GND LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 15 U.L. 15 U.L.
16 1
Select Inputs Output Enable (Active LOW) Inputs Multiplexer Inputs Multiplexer Output Complementary Multiplexer Output
0.5 U.L. 0.5 U.L. 0.5 U.L. 65 U.L. 65 U.L.
NOTES: a. 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW.
LOGIC DIAGRAM
S2 S1 S0 E1
9 10 11 7
I0
4
I1
3
I2
2
I3
1
I4
15
I5
14
I6
13
I7
12
VCC = PIN 16 GND = PIN 8 = PIN NUMBERS Z
SN54/74LS251
FUNCTIONAL DESCRIPTION The LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S0, S1, S2. Both assertion and negation outputs are provided. The Output Enable input (EO) is active LOW. When it is activated, the logic function provided at the output is: Z = EO (I0 S0 S1 S2 + I1 S0 S1 S2 + I2 S0 S1 Z = EO S2 + I3 S0 S1 S2 + I4 S0 S1 S2 + I5 S0 Z = EO S1 S2 + I6 S0 S1 S2 + I7 S0 S1 S2).
When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltage.
TRUTH TABLE
E0 H L L L L L L L L L L L L L L L L S2 X L L L L L L L L H H H H H H H H S1 X L L L L H H H H L L L L H H H H S0 X L L H H L L H H L L H H L L H H I0 X L H X X X X X X X X X X X X X X I1 X X X L H X X X X X X X X X X X X I2 X X X X X L H X X X X X X X X X X I3 X X X X X X X L H X X X X X X X X I4 X X X X X X X X X L H X X X X X X I5 X X X X X X X X X X X L H X X X X I6 X X X X X X X X X X X X X L H X X I7 X X X X X X X X X X X X X X X L H Z (Z) H L H L H L H L H L H L H L H L Z (Z) L H L H L H L H L H L H L H L H
H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care (Z) = High impedance (Off)

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter Min 4.75 0 Typ 5.0 25 Max 5.25 70 2.6 24 Unit V C mA mA
SN54/74LS251
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 2.4 0.65 3.1 0.25 VOL IOZH IOZL IIH IIL IOS ICC Output LOW Voltage 0.35 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current 12 mA 30 0.4 130 10 0.5 20 20 20 V A A A mA mA mA mA 0.4 Min 2.0 0.8 1.5 Typ Max Unit V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX, VE = 0 V VCC = MAX, VE = 4.5 V

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPZH tPZL tPHZ tPLZ tPHZ tPLZ Parameter Propagation Delay, Select to Z Output Propagation Delay, Select to Z Output Propagation Delay, Data to Z Output Propagation Delay, Data to Z Output Output Enable Time to Z Output Output Enable Time to Z Output Output Disable Time to Z Output Output Disable Time to Z Output Min Typ 20 21 29 28 10 9.0 17 18 17 24 30 26 37 15 30 15 Max 33 33 45 45 15 15 28 28 27 40 45 40 55 25 45 25 Unit ns ns ns ns ns ns ns ns Figure 1 Figure 2 Figure 1 Figures 2 Figures 4, 5 Figures 3, 5 Figures 3, 5 Figures 4, 5 CL = 5.0 pF, RL = 667 k CL = 15 pF, RL = 2.0 k Test Conditions
SN54/74LS251
3-STATE AC WAVEFORMS
VIN
1.3 V tPLH
1.3 V tPHL 1.3 V
VIN
1.3 V tPHL
1.3 V tPLH 1.3 V
VOUT
1.3 V
VOUT
1.3 V
Figure 1
Figure 2
VE tPZL VOUT
1.3 V
1.3 V tPLZ 1.3 V 0.5 V 1.3 V VOL
VE tPZH VOUT
1.3 V tPHZ 1.3 V
1.3 V VOH 1.3 V 0.5 V
Figure 3
0.5 V
Figure 4
AC LOAD CIRCUIT
VCC
SWITCH POSITIONS
RL SW1 SYMBOL tPZH tPZL tPLZ tPHZ SW1 Open Closed Closed Closed SW2 Closed Open Closed Closed
5 k CL* SW2
Figure 5
SN54/74LS253 DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

The LSTTL / MSI SN54 / 74LS253 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (E0) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

LOW POWER SCHOTTKY
Schottky Process for High Speed Multifunction Capability Non-Inverting 3-State Outputs Input Clamp Diodes Limit High Speed Termination Effects
16

1

VCC 16 E0b 15 S0 14 I3b 13 I2b 12 I1b 11 I0b 10 Zb 9
16 1
1 E0a
2 S1
3 I3a
4 I2a
5 I1a
6 I0a
7 Za
8 GND
16 1
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 15 (7.5) U.L.
S0, S1 Multiplexer A E0a I0a I3a Za Multiplexer B E0b I0b I3b Zb
Common Select Inputs Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b) Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 65 (25) U.L. 0.5 U.L. 0.5 U.L. 65 (25) U.L.
LOGIC SYMBOL
0.25 U.L. 0.25 U.L. 15 (7.5) U.L. 14 2 1 6 5 4 3 10 11 12 13 15
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.
E I I I I I I I I E S0 0a 0a 1a 2a 3a 0b 1b 2b 3b 0b S1 Za Zb
SN54/74LS253
LOGIC DIAGRAM
E0b
15
I3b
13
I2b
12
I1b
11
I0b
10
S0
14
S1
2
I3a
3
I2a
4
I1a
5
I0a
6
E0a
1
Zb
Za
FUNCTIONAL DESCRIPTION The LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S0, S1). The 4-input multiplexers have individual Output Enable (E0a, E0b) inputs which when HIGH, forces the outputs to a high impedance (high Z) state. The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below: Za = E0a (I0a S1 S0 + I1a S1 S0 I2a S1 S0 + I3a S1 S0) Zb = E0b (I0b S1 S0 + I1b S1 S0 I2b S1 S0 + I3b S1 S0) TRUTH TABLE
SELECT INPUTS S0 X L L H H L L H H S1 X L L L L H H H H I0 X L H X X X X X X DATA INPUTS I1 X X X L H X X X X I2 X X X X X L H X X I3 X X X X X X X L H OUTPUT ENABLE E0 H L L L L L L L L OUTPUT Z (Z) L H L H L H L H
If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.
H = HIGH Level L = LOW Level X = Irrelevant (Z) = High Impedance (off) Address inputs S0 and S1 are common to both sections.
SN54/74LS253

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL IOZH IOZL IIH IIL IOS ICC Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current 14 mA 30 0.4 130 12 0.35 0.5 20 20 20 V A A A mA mA mA mA 2.4 3.1 0.25 0.4 V V 2.4 0.65 3.4 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX, VE = 0 V VCC = MAX, VE = 4.5 V
AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V) See SN54LS251 for Waveforms

Limits Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay, Data to Output Propagation Delay, Select to Output Output Enable Time Output Disable Time Min Typ 17 13 30 21 15 15 27 18 Max 25 20 45 32 28 23 41 27 Unit ns ns ns ns Figure 1 Figure 1 Figures 4, 5 Figures 3, 5 CL = 5.0 pF, RL = 667 CL = 45 pF, RL = 667 Test Conditions
SN54/74LS256 DUAL 4-BIT ADDRESSABLE LATCH

The SN54/74LS256 is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address inputs (A0, A1), an active LOW Enable input (E) and an active LOW Clear input (CL). Each latch has a Data input (D) and four outputs (Q0 Q3). When the Enable (E) is HIGH and the Clear input (CL) is LOW, all outputs (Q0 Q3) are LOW. Dual 4-channel demultiplexing occurs when the (CL) and E are both LOW. When CL is HIGH and E is LOW, the selected output (Q0 Q3), determined by the Address inputs, follows D. When the E goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode (E = LOW, CL = HIGH), changing more than one bit of the Address (A0, A1) could impose a transient wrong address. Therefore, this should be done only while in the memory mode (E = CL = HIGH).
DUAL 4-BIT ADDRESSABLE LATCH

LOW POWER SCHOTTKY
Serial-to-Parallel Capability Output From Each Storage Bit Available Random (Addressable) Data Entry Easily Expandable Active Low Common Clear Input Clamp Diodes Limit High Speed Termination Effects

16 1
16 1

VCC 16 CL 15 E 14 Db 13 Q3b 12 Q2b 11 Q1b 10 Q0b 9
1 A0
2 A1
3 Da
4 Q0a
5 Q1a
6 Q2a
7 Q3a
8 GND
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.5 U.L. 0.25 U.L. 5 (2.5) U.L. 3
LOGIC SYMBOL
2 1 15 14 13
A0, A1 Da, Db E CL Q0a Q3a, Q0b Q3b
Address Inputs Data Inputs Enable Input (Active LOW) Clear Input (Active LOW) Parallel Latch Outputs (Note b)
0.5 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 10 U.L.
Da
A0 A1 CL
A0 A1 CL
Db
Q0a Q1a Q2a Q3a
Q0b Q1b Q2b Q3b
10
11
12
SN54/74LS256
LOGIC DIAGRAM
E
14 3
Da
1
A0
2
A1
15
CL
13
Db
10
11
12
Q0a VCC = PIN 16 GND = PIN 8 = PIN NUMBERS
Q1a
Q2a
Q3a
Q0b
Q1b
Q2b
Q3b
TRUTH TABLE
CL L L L L L L L L L H H H H H H H H H E H L L L L L L L L H L L L L L L L L D X L H L H L H L H X L H L H L H L H A0 X L L H H L L H H X L L H H L L H H A1 X L L L L H H H H X L L L L H H H H Q0 L L H L L L L L L QN1 L H QN1 QN1 QN1 QN1 QN1 QN1 Q1 L L L L H L L L L QN1 QN1 QN1 L H QN1 QN1 QN1 QN1 Q2 L L L L L L H L L QN1 QN1 QN1 QN1 QN1 L H QN1 QN1 Q3 L L L L L L L L H QN1 QN1 QN1 QN1 QN1 QN1 QN1 L H MODE Clear Demultiplex
Memory Addressable Latch
MODE SELECTION
E L H L H CL H H L L MODE Addressable Latch Memory Dual 4-Channel Demultiplexer Clear
SN54/74LS256

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage 54, 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Others E Input Others E Input IIL IOS ICC Input LOW Current Others E Input Short Circuit Current (Note 1) Power Supply Current 20 0.35 0.5 20 40 0.1 0.2 0.4 0.8 100 30 V A 2.4 0.65 3.5 0.25 0.4 0.8 1.5 V V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH
mA
mA mA mA

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Turn-Off Delay, Enable to Output Turn-On Delay, Enable to Output Turn-Off Delay, Data to Output Turn-On Delay, Data to Output Turn-Off Delay, Address to Output Turn-On Delay, Address to Output Turn-On Delay, Clear to Output Min Typ 20 16 20 13 20 14 12 Max 27 24 30 20 30 24 23 Unit ns ns ns ns ns ns ns Figure 1 Figure 2 Figure 3 Figure 5 Test Conditions
VCC = 5.0 V, CL = 15 pF F
SN54/74LS256
AC SET-UP REQUIREMENTS (TA = 25C)
Limits Symbol ts ts th th tW Parameter Data Setup Time Address Setup Time Data Hold Time Address Hold Time Enable Pulse Width Min 20 0 0 15 15 Typ Max Unit ns Figures 4 & 6 ns ns ns ns Figure 4 Figure 6 Figure 1 VCC = 5.0 V Test Conditions
AC WAVEFORMS
D D tpw E tPHL Q OTHER CONDITIONS: CL = H, A = STABLE tPLH 1.3 V OTHER CONDITIONS: E = L, CL = H, A = STABLE tpw 1.3 V Q 1.3 V tPHL 1.3 V 1.3 V tPLH 1.3 V
Figure 2. Turn-on and Turn-off Delays, Data to Output
Figure 1. Turn-on and Turn-off Delays, Enable To Output and Enable Pulse Width
A1
1.3 V
1.3 V
D ts(H) th(H) ts(L) th(L) 1.3 V
A1 Q1
1.3 V tPHL 1.3 V OTHER CONDITIONS: E = L, CL = L, D = H
1.3 V tPLH 1.3 V
Q=D
Q=D
OTHER CONDITIONS: C = H, A = STABLE
Figure 3. Turn-on and Turn-off Delays, Address to Output
Figure 4. Setup and Hold Time, Data to Enable
1.3 V tPHL 1.3 V
A ts E
1.3 V
STABLE ADDRESS th 1.3 V
Q OTHER CONDITIONS: E = H
OTHER CONDITIONS: CL = H
Figure 5. Turn-on Delay, Clear to Output
Figure 6. Setup Time, Address to Enable (See Notes 1 and 2)
NOTES: 1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected. 2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

The LSTTL / MSI SN54 / 74LS257B and the SN54 / 74LS258B are Quad 2-Input Multiplexers with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (EO) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
SN54/74LS257B SN54/74LS258B

LOW POWER SCHOTTKY
Schottky Process For High Speed Multiplexer Expansion By Tying Outputs Together Non-Inverting 3-State Outputs Input Clamp Diodes Limit High Speed Termination Effects Special Circuitry Ensures Glitch Free Multiplexing ESD > 3500 Volts CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 E0 15 I0c 14 I1c 13 Zc 12 I0d 11 I1d 10 Zd 9

16 1
16 1
SN54/74LS257B
16 1
1 S VCC 16
2 I0a E0 15
3 I1a I0c 14
4 Za I1c 13
5 I0b Zc 12
6 I1b I0d 11
7 Zb I1d 10
8 GND Zd 9
SN54/74LS258B
1 S
2 I0a
3 I1a
4 Za
5 I0b
6 I1b
7 Zb
8 GND
SN54/74LS257B D SN54/74LS258B
LOGIC DIAGRAMS SN54 / 74LS257B
E0
15
I0a
2
I1a
3
I0b
5
I1b
6
I0c
14
I1c
13
I0d
11
I1d
10
S
1
12
Za
Zb
Zc
Zd
SN54 / 74LS258B
E0
15
I0a
2
I1a
3
I0b
5
I1b
6
I0c
14
I1c
13
I0d
11
I1d
10
S
1
12
Za
Zb
Zc
Zd
SN54/74LS257B D SN54/74LS258B
FUNCTIONAL DESCRIPTION The LS257B and LS258B are Quad 2-Input Multiplexers with 3-state outputs. They select four bits of data from two sources each under control of a Common Data Select Input. When the Select Input is LOW, the I0 inputs are selected and when Select is HIGH, the I1 inputs are selected. The data on the selected inputs appears at the outputs in true (noninverted) form for the LS257B and in the inverted form for the LS258B. The LS257B and LS258B are the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below: LS257B Za = E0 Zc = E0
When the Output Enable Input (E0) is HIGH, the outputs are forced to a high impedance off state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.
(I1a S + I0a S) Zb = E0 (I1b S + I0b S) (I1c S + I0c S) Zd = E0 (I1d S + I0d S)
LS258B Za = E0 (I1a S + I0a S) Zb = E0 (I1b S + I0b S) Zc = E0 (I1c S + I0c S) Zd = E0 (I1d S + I0d S)
TRUTH TABLE
OUTPUT ENABLE EO H L L L L SELECT INPUT S X H H L L DATA INPUTS I0 X X X L H I1 X L H X X OUTPUTS LS257B Z (Z) L H L H OUTPUTS LS258B Z (Z) H L H L
H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care (Z) = High Impedance (off)

SN54/74LS257B D SN54/74LS258B
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL IOZH IOZL Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current Other Inputs S Inputs Other Inputs S Inputs IIL IOS Input LOW Current All Inputs Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH ICC Total, Output LOW Total, Output 3-State LS257B LS258B LS257B LS258B LS257B LS258B 10 9.0 16 14 19 16 mA VCC = MAX 30 0.35 0.5 20 20 20 40 0.1 0.2 0.4 130 V A A A 2.4 3.1 0.25 0.4 V V 2.4 0.65 3.4 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V
IIH
mA mA mA
VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX
mA mA
AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V) See SN54LS251 for Waveforms

Limits Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPLZ tPHZ Parameter Propagation Delay, Data to Output Propagation Delay, Select to Output Output Enable Time to HIGH Level Output Enable Time to LOW Level Output Disable Time to LOW Level Output Disable Time from HIGH Level Min Typ 10 12 14 14 20 20 16 18 Max 13 15 21 21 25 25 25 25 Unit ns ns ns ns ns ns Test Conditions Figures 1 & 2 CL = 45 pF Figures 1 & 2 Figures 4 & 5 Figures 3 & 5 Figures 3 & 5 Figures 4 & 5 CL = 45 pF RL = 667 CL = 5.0 pF RL = 667
SN54/74LS259 8-BIT ADDRESSABLE LATCH

The SN54 / 74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.
8-BIT ADDRESSABLE LATCH

LOW POWER SCHOTTKY
Serial-to-Parallel Conversion Eight Bits of Storage With Output of Each Bit Available Random (Addressable) Data Entry Active High Demultiplexing or Decoding Capability Easily Expandable Common Clear CONNECTION DIAGRAM DIP (TOP VIEW)
16

1
VCC 16
C 15
E 14
D 13
Q7 12
Q6 11
Q5 10
Q4 9
16 1
1 Ao PIN NAMES
2 A1
3 A2
4 Q0
5 Q1
6 Q2
8 7 Q3 GND LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.5 U.L. 0.25 U.L. 5 (2.5) U.L.
16 1
A0, A1, A2 D E C Q0 to Q7
Address lnputs Data Input Enable (Active LOW) Input Clear (Active LOW) input Parallel Latch Outputs (Note b)
0.5 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 10 U.L.

SN54/74LS259
LOGIC DIAGRAM
E
14
D
13 1
A0
2
A1
A2
3 15
10
11
12
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
FUNCTIONAL DESCRIPTION The SN54 / 74LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch.The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one-of-eight decoding or demultiplexing mode, the MODE SELECTION
E L H L H C H H L L MODE Addressable Latch Memory Active HIGH Eight-Channel Demultiplexer Clear C E D A0 L H X X L L L L L L H L L L L H L L H H L L H H H H X H H H H H H I L L L L L I H L H L H X L L H H A1 X L L L L H X L L L L H H A2 X L L L L Q0 L L H L L
addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the SN54 / 74LS259 as an addressable latch, changing more then one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The truth table below summarizes the operations. TRUTH TABLE PRESENT OUTPUT STATES
Q1 L L L L H Q2 L L L L L Q3 L L L L L L Q4 L L L L L Q5 L L L L L Q6 L L L L L Q7 L L L L L MODE Clear Demultiplex
H X L L L L
L QN1 L H QN1 QN1
H Memory
QN1 QN1 L H
QN1 QN1 QN1 QN1
QN1
Addressable Latch
X = Dont Care Condition L = LOW Voltage Level H = HIGH Voltage Level QN1 = Previous Output State
QN1 QN1 L H
H H
H H
QN1 QN1
SN54/74LS259

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Turn-Off Delay, Enable to Output Turn-On Delay, Enable to Output Turn-Off Delay, Data to Output Turn-On Delay, Data to Output Turn-Off Delay, Address to Output Turn-On Delay, Address to Output Turn-On Delay, Clear to Output Min Typ 22 15 20 13 24 18 17 Max 35 24 32 21 38 29 27 Unit ns ns ns ns ns ns ns Test Conditions
CL = 15 pF
AC SET-UP REQUIREMENTS (TA = 25C, VCC = 5.0 V)

Limits Symbol ts tW th th Input Setup Time Pulse Width, Clear or Enable Hold Time, Data Hold Time, Address Parameter Min 20 15 5.0 20 Typ Max Unit ns ns ns ns
SN54/74LS259
AC WAVEFORMS
D D tw E tPHL Q OTHER CONDITIONS: C = H, A = STABLE tPLH 1.3 V OTHER CONDITIONS: E = L, C = H, A = STABLE tw 1.3 V Q 1.3 V tPHL 1.3 V 1.3 V tPLH 1.3 V
Figure 2. Turn-on and Turn-off Delays, Data to Output
Figure 1. Turn-on and Turn-off Delays, Enable To Output and Enable Pulse Width
A1
1.3 V
1.3 V
D ts(H) th(H) ts(L) th(L) 1.3 V
A1 Q1
1.3 V tPHL 1.3 V
1.3 V tPLH 1.3 V
Q=D
Q=D
OTHER CONDITIONS: E = L, C = L, D = H
OTHER CONDITIONS: C = H, A = STABLE
Figure 3. Turn-on and Turn-off Delays, Address to Output
Figure 4. Setup and Hold Time, Data to Enable
1.3 V tPHL 1.3 V
A ts E
STABLE ADDRESS
Q OTHER CONDITIONS: E = H
Figure 5. Turn-on Delay, Clear to Output
OTHER CONDITIONS: C = H
Figure 6. Setup Time, Address to Enable (See Notes 1 and 2)

NOTES: 1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected. 2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.
SN54/74LS260 DUAL 5-INPUT NOR GATE
VCC 14
DUAL 5-INPUT NOR GATE

13 12 11 10 9 8
LOW POWER SCHOTTKY
7 GND
14 1
14 1
14 1

SN54/74LS260
mA

Limits Symbol tPLH tPHL Parameter Turn-Off Delay, Input to Output Turn-On Delay, Input to Output Min Typ 5.0 6.0 Max 15 15 Unit ns ns Test Conditions VCC = 5.0 V CL = 15 pF
SN54/74LS266 QUAD 2-INPUT EXCLUSIVE NOR GATE

QUAD 2-INPUT EXCLUSIVE NOR GATE
LOW POWER SCHOTTKY
VCC 14
13
12 *
11
10 *
8 J SUFFIX CERAMIC CASE 632-08

14 1
* 1 2 3 4
* 5 6 7 GND

14 1
TRUTH TABLE
IN A L L H H B L H L H OUT Z H L L H
14 1

SN54/74LS266
Limits Symbol VIH VIL VIK VOH VOL Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage 74 Input HIGH Current 0.2 Input LOW Current Power Supply Current 0.8 13 0.35 0.5 40 IIH IIL ICC V A mA mA mA 54, 74 54, 74 0.25 0.65 0.8 1.5 100 0.4 V A V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay, Other Input LOW Propagation Delay, Other Input HIGH Min Typ 18 18 18 18 Max 30 30 30 30 Unit ns ns VCC = 5.0 V CL = 15 pF, RL = 2.0 k Test Conditions
OCTAL D FLIP-FLOP WITH CLEAR

The SN54 / 74LS273 is a high-speed 8-Bit Register. The register consists of eight D-Type Flip-Flops with a Common Clock and an asynchronous active LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3 inch lead spacing.
SN54/74LS273
8-Bit High Speed Register Parallel Register Common Clock and Master Reset Input Clamp Diodes Limit High-Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC Q7 20 19 D7 18 D6 17 Q6 16 Q5 15 D5 14 D4 13 Q4 12 CP 11
OCTAL D FLIP-FLOP WITH CLEAR

LOW POWER SCHOTTKY
20 1
1 MR PIN NAMES
2 Q0
3 D0
4 D1
5 Q1
6 Q2
7 D2
8 D3
9 Q3
10 GND
20 1
CP D0 D 7 MR Q0 Q7
Clock (Active HIGH Going Edge) Input Data Inputs Master Reset (Active LOW) Input Register Outputs (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
20 1
TRUTH TABLE
MR L H H CP X Dx X H L Qx L H L
H = HIGH Logic Level L = LOW Logic Level X = Immaterial
LOGIC DIAGRAM
11
13
14
17
18
D0
D1
D2
D3
D4
D5
D6
D7
CP CP D CD Q CP D CD Q CP D CD Q CP D CD Q CP D CD Q CP D CD Q CP D CD Q CP D CD Q
MR
Q0
2
Q1
5
Q2
6
Q3
9
Q4
12
Q5
15
Q6
16
Q7
19
SN54/74LS273
FUNCTIONAL DESCRIPTION The SN54 / 74LS273 is an 8-Bit Parallel Register with a common Clock and common Master Reset. When the MR input is LOW, the Q outputs are LOW, independent of the other inputs. Information meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input.



Limits Symbol fMAX tPHL tPLH tPHL Parameter Maximum Input Clock Frequency Propagation Delay, MR to Q Output Propagation Delay, Clock to Output Min 30 Typ 40 18 17 18 27 27 27 Max Unit MHz ns ns Test Conditions Figure 1 Figure 2 Figure 1
SN54/74LS273
Limits Symbol tw ts th trec Parameter Pulse Width, Clock or Clear Data Setup Time Hold Time Recovery Time Min 20 20 5.0 25 Typ Max Unit ns ns ns ns Test Conditions Figure 1 Figure 1 Figure 1 Figure 2
AC WAVEFORMS
1/f max tW CP 1.3 V ts(H) D * 1.3 V tPLH Qn 1.3 V tPHL
MR 1.3 V th(L) 1.3 V 1.3 V tPHL 1.3 V tPLH Qn CP Qn tPLH
tW 1.3 V trec 1.3 V tPHL 1.3 V 1.3 V 1.3 V 1.3 V
1.3 V th(H)
1.3 V ts(L)
DEFINITION OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.
SN54/74LS279 QUAD SET-RESET LATCH
VCC 16
S1 15
R 14
Q 13
S1 12
S2 11
R 10
Q 9
QUAD SET-RESET LATCH

LOW POWER SCHOTTKY
1 R
2 S1
3 S2
4 Q
5 R
6 S1
7 Q
8 GND
16 1
TRUTH TABLE
INPUT S1 L L X H H S2 L X L H H R L H H L H OUTPUT (Q) h H H L No Change
16 1
L = LOW Voltage Level H = HIGH Voltage Level X = Dont Care h = The output is HIGH as long as h = S1 or S2 is LOW. If all inputs go h = HIGH simultaneously, the output h = state is indeterminate; otherwise, h = it follows the Truth Table
16 1

SN54/74LS279
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current 20 0.4 100 7.0 0.35 0.5 20 IIH IIL IOS ICC V A mA mA mA mA 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits Symbol tPLH tPHL tPHL Parameter Propagation Delay, S to Output Propagation Delay, R to Output Min Typ Max 22 *21* 27 Unit ns ns Test Conditions VCC = 5.0 V CL = 15 pF F
* Add 0.6 ns to spec limit for each 1.0 ns input rise time less than 15 ns.
SN54/74LS280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

The SN54 / 74LS280 is a Universal 9-Bit Parity Generator / Checker. It features odd / even outputs to facilitate either odd or even parity. By cascading, the word length is easily expanded. The LS280 is designed without the expander input implementation, but the corresponding function is provided by an input at Pin 4 and the absence of any connection at Pin 3. This design permits the LS280 to be substituted for the LS180 which results in improved performance. The LS280 has buffered inputs to lower the drive requirements to one LS unit load.
9-BIT ODD / EVEN PARITY GENERATORS/ CHECKERS

LOW POWER SCHOTTKY
Generates Either Odd or Even Parity for Nine Data Lines Typical Data-to-Output Delay of only 33 ns Cascadable for n-Bits Can Be Used To Upgrade Systems Using MSI Parity Circuits Typical Power Dissipation = 80 mW
INPUTS VCC 14 F 13 F G H 1 G 2 H 3 NC I E 12 E D 11 D C 10 C B 9 B A A 8

14 1
14 1
EVEN ODD
4 5 6 7 GND I INPUT EVEN ODD OUTPUTS
14 1
INPUTS
ORDERING INFORMATION FUNCTION TABLE

NUMBER OF INPUTS A THRU 1 THAT ARE HIGH 0, 2, 4, 6, 8 1, 3, 5, 7, 9
H = HIGH Level, L = LOW Level
OUTPUTS EVEN H L ODD L H
SN54LSXXXJ SN74LSXXXN SN74LSXXXD

SN54/74LS280
FUNCTIONAL BLOCK DIAGRAM
A (8) B (9) (5) EVEN
C (10)
D E F
(11) (12) (13) (6) ODD
G H
(1) (2)
I (4)


Limits Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay, Data to Output EVEN Propagation Delay, Data to Output ODD Min Typ 33 29 23 31 Max 50 45 35 50 Unit ns CL = 15 pF ns Test Conditions
SN54/74LS283 4-BIT BINARY FULL ADDER WITH FAST CARRY

The SN54 / 74LS283 is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A1 A4, B1 B4) and a Carry Input (C0). It generates the binary Sum outputs (1 4) and the Carry Output (C4) from the most significant bit. The LS283 operates with either active HIGH or active LOW operands (positive or negative logic).
4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY

VCC 16 B3 15 A3 14 3 13 A4 12 B4 11 4 10 C4 9
1 2
2 B2
3 A2
4 1
5 A1
6 B1
7 C0
8 GND
16 1
PIN NAMES
LOADING (Note a) HIGH LOW 0.5 U.L. 0.5 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
16 1
A1 A4 B1B4 C0 1 4 C4
Operand A Inputs Operand B Inputs Carry Input Sum Outputs (Note b) Carry Output (Note b)
1.0 U.L. 1.0 U.L. 0.5 U.L. 10 U.L. 10 U.L.
LOGIC SYMBOL
5 3 14 12 6 2 15 11
A1 A2 A3 A4 B1 B2 B3 B4 7 C0 1 2 3 4 4 1 13 10 C4 9
SN54/74LS283
LOGIC DIAGRAM
C0
7
A1
5
B1
6
A2
3
B2
2
A3
14
B3
15
A4
12
B4
11
C1
C2
C3
4 1 VCC = PIN 16 GND = PIN 8 = PIN NUMBERS 2
1 3
13 4
10
C4
FUNCTIONAL DESCRIPTION The LS283 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs (1 4) and outgoing carry (C4) outputs. C0 + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = 1 + 2 2 + 4 3 + 8 4 + 16C4 Where: (+) = plus Example:
C0 logic levels Active HIGH Active LOW L 0 1 A1 L 0 1 A2 H 1 0 A3 L 0 1 A4 H 1 0 B1 H 1 0 B2 L 0 1
Due to the symmetry of the binary add function the LS283 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.
B3 L 0 1
B4 H 1 0
1 H 1 0
2 H 1 0
3 L 0 1
4 L 0 1
C4 H 1 0 (10+9=19) (carry+5+6=12)
Interchanging inputs of equal weight does not affect the operation, thus C0, A1, B1, can be arbitrarily assigned to pins 7, 5 or 3.
SN54/74LS283
FUNCTIONAL TRUTH TABLE
C (n 1) L L L L H H H H An L L H H L L H H Bn L H L H L H L H n L H H L H L L H Cn L L L H L H H H
C1 C3 are generated internally C0 is an external input C4 is an output generated internally


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 C0 Any A or B IIH Input HIGH Current C0 Any A or B IIL IOS ICC Input LOW Current C0 Any A or B Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH Total, Output LOW 20 0.1 0.2 0.4 0.8 100 34 39 0.35 0.5 20 40 V A A mA mA mA mA mA VCC = MAX, VIN = 0 4 V MAX 0.4 VCC = MAX VCC = MAX VCC = MAX, VIN = 7 0 V MAX 7.0 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VIN = 2 7 V MAX 2.7
mA
SN54/74LS283
Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, C0 Input to Any Output Propagation Delay, Any A or B Input to Outputs Propagation Delay, C0 Input to C4 Output Propagation Delay, Any A or B Input to C4 Output Min Typ 16 15 15 15 11 11 11 12 Max 24 24 24 24 17 22 17 17 Unit ns ns CL = 15 pF Figures 1 & 2 ns ns Test Conditions
AC WAVEFORMS
1.3 V tPLH 1.3 V VOUT tPHL
VIN VOUT
VIN
Figure 1
Figure 2
DECADE COUNTER; 4-BIT BINARY COUNTER

The SN54 / 74LS290 and SN54 / 74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP)to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).
SN54/74LS290 SN54/74LS293
DECADE COUNTER; 4-BIT BINARY COUNTER

LOW POWER SCHOTTKY
Corner Power Pin Versions of the LS90 and LS93 Low Power Consumption . . . Typically 45 mW High Count Rates . . . Typically 42 MHz Choice of Counting Modes . . . BCD, Bi-Quinary, Binary Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 14 MR 13 MR 12 CP1 11 CP0 10 Q0 9 Q3 8

14 1
14 1
LS290
14
1 MS VCC 14
2 NC MR 13
3 MS MR 12
4 Q2 CP1 11
5 Q1 CP0 10
6 NC Q0 9
7 GND Q3 8
LS293
1 NC
2 NC
3 NC
4 Q2
5 Q1
6 NC
7 GND LOADING (Note a) HIGH LOW 1.5 U.L. 2.0 U.L. 1.0 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
PIN NAMES Clock (Active LOW going edge) Input to 2 Section. Clock (Active LOW going edge) Input to 5 Section (LS290). Clock (Active LOW going edge) Input to 8 Section (LS293). Master Reset (Clear) Inputs Master Set (Preset-9, LS290) Inputs Output from 2 Section (Notes b & c) Outputs from 5 & 8 Sections (Note b)
CP0 CP1 CP1 MR1, MR2 MS1, MS2 Q0 Q1, Q2, Q3
0.05 U.L. 0.05 U.L. 0.05 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L.
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. c) The Q0 Outputs are guaranteed to drive the full fan-out plus the CP1 Input of the device.
SN54/74LS290 D SN54/74LS293
LOGIC SYMBOL LS290
1 3 1 2 MS CP0 CP1 MR 1 2 12 13 9 5 4 8 Q0 Q1 Q2 Q3
LS293
10 11
10 11
CP0 CP1 MR 1 2 12 13 9 5 4 8 Q0 Q1 Q2 Q3
VCC = PIN 14 GND = PIN 7 NC = PINS 2, 6
VCC = PIN 14 GND = PIN 7 NC = PINS 1, 2, 3, 6
LOGIC DIAGRAMS
MS1 MS2
1
LS290
10
SD Q CD Q
SD
CP0
CP
CP KC Q D
CP KC Q D
CP SC Q D
11
CP1 MR1 MR2
12 9 13 5 4 8
VCC = PIN 14 GND = PIN 7 = PIN NUMBERS Q3
Q0
Q1
Q2
LS293
10
CP0
CP K Q CD
11
CP K Q CD
CP K Q CD
CP K Q CD VCC = PIN 14 GND = PIN 7 = PIN NUMBERS Q3
CP1 MR1 MR2
12 9 13 5 4 8
Q0
Q1
Q2
SN54/74LS290 D SN54/74LS293
FUNCTIONAL DESCRIPTION The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master / slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q0 output of each device is designed and specified to drive the rated fan-out plus the CP1 input of the device. A gated AND asynchronous Master Reset (MR1 MR2) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS1 MS2) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH). Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes: LS290 A. BCD Decade (8421) Counter the CP1 input must be LS290 MODE SELECTION
RESET/SET INPUTS MR1 H H X L X L X MR2 H H X X L X L MS1 L X H L X X L MS2 X L H X L L X Q0 L L H OUTPUTS Q1 L L L Q2 Q3 L L H MR1 H L H L
externally connected to the Q0 output. The CP0 input receives the incoming count and a BCD count sequence is produced. B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q3 output must be externally connected to the CP0 input. The input count is then applied to the CP1 input and a divide-by-ten square wave is obtained at output Q0. C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (CP0 as the input and Q0 as the output). The CP1 input is used to obtain binary divide-by-five operation at the Q3 output. LS293 A. 4-Bit Ripple Counter The output Q0 must be externally connected to input CP1. The input count pulses are applied to input CP0. Simultaneous division of 2, 4, 8, and 16 are performed at the Q0, Q1, Q2, and Q3 outputs as shown in the truth table. B. 3-Bit Ripple Counter The input count pulses are applied to input CP1. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q1, Q2, and Q3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.
LS293 MODE SELECTION

RESET INPUTS MR2 H H L L Q0 L OUTPUTS Q1 L Q2 Q3 L
L L L Count Count Count Count
L Count Count Count
TRUTH TABLE
OUTPUT COUNT Q0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 L H L H L H L H L H L H L H L H Q1 L L H H L L H H L L H H L L H H Q2 L L L L H H H H L L L L H H H H Q3 L L L L L L L L H H H H H H H H
LS290 BCD COUNT SEQUENCE

COUNT 0 1 2 3 4 5 6 7 8 9 OUTPUT Q0 L H L H L H L H L H Q1 L L H H L L H H L L Q2 L L L L H H H H L L Q3 L L L L L L L L H H
NOTE: Output Q0 is connected to Input CP1 for BCD count. H = HIGH Voltage Level L = LOW Voltage Level X = Dont Care
Note: Output Q0 connected to input CP1.
SN54/74LS290 SN54/74LS293

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current MS, MR CP0 CP1 (LS290) CP1 (LS293) Short Circuit Current (Note 1) Power Supply Current 20 0.4 2.4 3.2 1.6 100 15 0.35 0.5 20 IIH V A mA 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIL
mA
IOS ICC
mA mA
VCC = MAX VCC = MAX
SN54/74LS290 D SN54/74LS293
AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V, CL = 15 pF)
Limits LS290 Symbol fMAX fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL tPHL tPHL Parameter CP0 Input Clock Frequency CP1 Input Clock Frequency Propagation Delay, CP0 Input to Q0 Output CP0 Input to Q3 Output CP1 Input to Q1 Output CP1 Input to Q2 Output CP1 Input to Q3 Output MS Input to Q0 and Q3 Outputs MS Input to Q1 and Q2 Outputs MR Input to Any Output Min 32 16 10 12 32 34 10 14 21 23 21 23 20 26 26 16 18 48 50 16 21 32 35 32 35 30 40 40 26 40 Typ Max Min 32 16 10 12 46 46 10 14 21 23 34 34 16 18 70 70 16 21 32 35 51 51 LS293 Typ Max Unit MHz MHz ns ns ns ns ns ns ns ns

Limits LS290 Symbol tW tW tW tW trec CP0 Pulse Width CP1 Pulse Width MS Pulse Width MR Pulse Width Recovery Time MR to CP Parameter Min 15 30 15 15 25 15 25 Max LS293 Min 15 30 Max Unit ns ns ns ns ns
RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition form HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.
AC WAVEFORMS
*CP 1.3 V tW tPHL Q 1.3 V 1.3 V tPLH 1.3 V
Figure 1
*The number of Clock Pulses required between the tPHL and tPLH measurements can be determined from the appropriate Truth Tables.
MR & MS
1.3 V tW
1.3 V trec 1.3 V
MS
1.3 V tW
1.3 V trec 1.3 V
CP tPHL Q 1.3 V
CP Q0 Q3 (LS290) tPLH 1.3 V
Figure 2
Figure 3
SN54/74LS298 QUAD 2-INPUT MULTIPLEXER WITH STORAGE

The SN54 / 74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources.) The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input. The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Motorola TTL families.
QUAD 2-INPUT MULTIPLEXER WITH STORAGE

LOW POWER SCHOTTKY
Select From Two Data Sources Fully Edge-Triggered Operation Typical Power Dissipation of 65 mW Input Clamp Diodes Limit High Speed Termination Effects
16 1

VCC 16 Qa 15 Qb 14 Qc 13 Qd 12 CP 11 S 10 I0c 9
16
1 I1b
2 I1a
3 I0a
4 I0b
5 I1c
6 I1d
7 I0d
8 GND
PIN NAMES LOADING (Note a) HIGH S CP I0a I0d I1a I1d Qa Qd Common Select Input Clock (Active LOW Going Edge) Input Data Inputs From Source 0 Data Inputs From Source 1 Register Outputs (Note b) 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
3 2 4 1 9 5 7 6
10 11
I0a I1a I0b I1b I0c I1c I0d I1d S CP Qa Qb Qc Qd 15 14 13 12
SN54/74LS298
LOGIC OR BLOCK DIAGRAM
I1a
2
I0a
3
I1b
1
I0b
4
I1c
5
I0c
9
I1d
6
I0d
7
S
10
CP
11
R CP S Qa
15
R CP S Qb
14
R CP S Qc
13
R CP S Qd
12
Qa
Qb
Qc
Qd
FUNCTIONAL DESCRIPTION The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports)under the control of a Common Select Input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input (CP). The 4-bit output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one setup time prior to the HIGH to LOW transition of the clock for predictable operation.
TRUTH TABLE
INPUTS S I I h h I0 I h X X I1 X X I h OUTPUT Q L H L H
L = LOW Voltage Level H = HIGH Voltage Level X = Dont Care I = LOW Voltage Level one setup time prior to the HIGH to LOW clock transition. h = HIGH Voltage Level one setup time prior to the HIGH to LOW clock transition.

SN54/74LS298

Limits Symbol tPLH tPHL Parameter Propagation Delay, g y Clock to Output Min Typ 18 21 Max 27 32 Unit ns ns Test Conditions VCC = 5.0 V, CL = 15 pF

Limits Symbol tW ts ts th th Parameter Clock Pulse Width Data Setup Time Select Setup Time Data Hold Time Select Hold Time Min 20 15 25 5.0 0 Typ Max Unit ns ns ns ns VCC = 5.0 V Test Conditions
DEFINITIONS OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.
SN54/74LS298
AC WAVEFORMS
I0 I1* ts(L) CP 1.3 V
1.3 V th(L) tW(L) tW(H) tPLH
1.3 V th(H) ts(H) 1.3 V tPHL
S* ts(L) CP
1.3 V th(L) = 0 1.3 V
1.3 V th(H) = 0 ts(H) 1.3 V
1.3 V
1.3 V
Q = I0
Q = I1
Figure 1
Figure 2
SN54/74LS299 8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

The SN54 / 74LS299 is an 8-Bit Universal Shift / Storage Register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register.
8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY
Common I/O for Reduced Pin Count Four Operation Modes: Shift Left, Shift Right, Load and Store Separate Shift Right Serial Input and Shift Left Serial Input for Easy
Cascading 3-State Outputs for Bus Oriented Applications Input Clamp Diodes Limit High-Speed Termination Effects ESD > 3500 Volts
20 1
20

1

VCC S1 20 19 Ds7 18 Q7 17 I/O7 I/O5 I/O3 I/O1 CP 16 15 14 13 12 DS0 11
1 S0
2 3 4 5 6 8 7 OE1 OE2 I/O6 I/O4 I/O2 I/O0 Q0
9 10 MR GND
PIN NAMES HIGH CP DS0 DS7 I/On OE1, OE2 Q0, Q7 MR S0, S1 Clock Pulse (active positive-going edge) Input Serial Data Input for Right Shift Serial Data Input for Left Shift Parallel Data Input or Parallel Output (3-State) (Note c) 3-State Output Enable (active LOW) Inputs Serial Outputs (Note b) Asynchronous Master Reset (active LOW) Input Mode Select Inputs
LOADING (Note a) LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 15 (7.5) U.L. 0.25 U.L. 5 (2.5) U.L. 0.25 U.L. 0.5 U.L.
0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 65 (25) U.L. 0.5 U.L. 10 U.L. 0.5 U.L. 1 U.L.
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 2.5 U.L for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. c) The Output LOW drive factor is 7.5 U.L for Military (54) and 15 U.L. for Commercial (74). The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.
SN54/74LS299
LOGIC DIAGRAM
S1 19 S0
1
18
DS7 DS0
11
12
CLOCK Q0 MR OE1 OE2

8 9 2 3
D CK CLR Q
D CK CLR Q
D CK CLR Q
D CK CLR Q
D CK CLR Q
D CK CLR Q
D CK CLR Q
D CK CLR Q
17
Q7 VCC = PIN 20 GND = PIN 10 = PIN NUMBERS
13
14
15
16
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
FUNCTION TABLE
INPUTS MR L L L L L H H H H H H H H S1 X X H L X L L H H H L L L S0 X X H X L H H L L H L L L OE1 H X X L L X L X L X H X L OE2 X H X L L X L X L X X H L X X X CP X X X X X DS0 X X X X X D D X X X X X X DS7 X X X X X X X D D X X X X Asynchronous Reset; Q0 = Q7 = LOW Reset I/O Voltage Undetermined Asynchronous Reset; Q0 = Q7 = LOW I/O Voltage LOW Shift Right; DQ0; Q0Q1; etc. Shift Right; DQ0 & I/O0; Q0O1 & I/O1; etc. Shift Left; DQ7; Q7Q6; etc. Shift Left; DQ7 & I/O7; Q7Q6 & I/O6; etc. Parallel Load; I/OnQn Hold: I/O Voltage undetermined Hold: I/On = Qn RESPONSE

Symbol VCC TA IOH IOL IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Output Current High Output Current Low Q0, Q7 Q0, Q7 Q0, Q7 I/O0 I/O7 I/O0 I/O7 I/O0 I/O7 I/O0 I/O7 Parameter 54 74 54 74 54, 74 54 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 0.4 4.0 8.0 1.0 2.6 12 24 Unit V C mA mA mA mA
SN54/74LS299
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage g I/O0 I/O7 Output HIGH Voltage g Q0, Q7 Output LOW Voltage g I/O0 I/O7 Output LOW Voltage g I/O0 I/O7 Output Off Current HIGH I/O0 I/O7 Output Off Current LOW I/O0 I/O7 Others S0, S1, I/O0 I/O7 IIH Input HIGH C I t Current t Others S0, S1 I/O0 I/O7 Others IIL IOS Input LOW Current S0, S1 Short Circuit Current (Note 1) Power Supply Current Q0, Q7 I/O0 I/O7 20 30 0.8 100 130 53 mA mA mA mA 54 74 54 74 54, 74 74 54, 74 74 2.4 2.4 2.5 2.7 0.65 3.2 3.1 3.4 3.4 0.25 0.35 0.4 0.5 0.4 0.5 40 400 20 40 0.1 0.2 0.1 0.4 0.8 1.5 V V V V V V V V V A A A A mA mA mA mA VCC = MAX, VIN = 0 4 V MAX 0.4 VCC = MAX VCC = MAX VCC = MAX VCC = MAX, VIN = 7 0 V MAX 7.0 VCC = MAX, VIN = 5.5 V VCC = MAX, VIN = 2.7 V VCC = MIN, IOH = MAX MIN IOL = 12 mA IOL = 24 mA IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table VCC = VCC MIN, VIN = VIL or VIH per Truth Table VCC = MIN, IOH = MAX MIN Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA
VOH
VOL
VOL IOZH IOZL
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V
ICC
SN54/74LS299
Limits Symbol fMAX tPHL tPLH tPHL tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay, Clock to Q0 or Q7 Propagation Delay, Clear to Q0 or Q7 Propagation Delay, Clock to I/O0 I/O7 Propagation Delay, Clear to I/O0 I/O7 Output Enable Time Output Disable Time Min 25 Typ 35 26 22 27 26 17 26 13 19 10 10 39 33 40 39 25 40 21 30 15 15 Max Unit MHz ns ns ns ns ns ns CL = 5.0 pF CL = 45 pF, RL = 667 CL = 15 pF Test Conditions

Limits Symbol tW tW tW ts ts th th trec Parameter Clock Pulse Width HIGH Clock Pulse Width LOW Clear Pulse Width LOW Data Setup Time Select Setup Time Data Hold Time Select Hold Time Recovery Time Min 25 13 20 20 35 0 10 20 Typ Max Unit ns ns ns ns ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
SN54/74LS299
3-STATE WAVEFORMS
VIN
1.3 V tPLH
1.3 V tPHL 1.3 V
VIN
1.3 V tPLH
1.3 V tPHL 1.3 V
VOUT
1.3 V
VOUT
1.3 V
Figure 1
Figure 2
VE 1.5 V VE VOUT tPZL 1.5 V 0.5 V 1.5 V tPLZ 1.5 V VOL
VE 1.5 V VE tPZH 1.5 V VOUT tPHZ 1.5 V VOH 1.5 V 0.5 V
Figure 3
Figure 4
AC LOAD CIRCUIT
VCC RL SW1 tPZH tPZL TO OUTPUT UNDER TEST tPLZ tPHZ
SWITCH POSITIONS
SYMBOL SW1 Open Closed Closed Closed SW2 Closed Open Closed Closed
5 k CL* SW2
Figure 5
SN54/74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

These 8-bit shift registers have multiplexed input/output data ports to accomplish full 8-bit data handling in a single 20-pin package. Serial data may enter the shift-right register through either D0 or D1 inputs as selected by the data select pin. A serial output is also provided. Synchronous parallel loading is achieved by taking the register enable and the S / P inputs low. This places the three-state input / output ports in the data input mode. Data is entered on the low-to-high clock transition. The data extend function repeats the sign in the QA flip-flop during shifting. An overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not affect synchronous operation of the register.
8-BIT SHIFT REGISTERS WITH SIGN EXTEND

LOW POWER SCHOTTKY
Multiplexed Inputs / Outputs Provide Improved Bit Density Sign Extend Function Direct Overriding Clear 3-State Outputs Drive Bus Lines Directly (TOP VIEW)
DATA SIGN VCC SELECT EXTEND D1 B/QB D/QD F/QF H/QH Q/H CLOCK
20 1
20
19
DS G S/P
18
SE
17
D1
16
B/QB
15
D/QD
14
F/QF
13
12
11
20 1
H/GH Q/H CK
D0
A/QA C/QC
E/QE
G/QG
OE
CLR 20 1
3
D0
10
REGISTER S/P ENABLE
A/QA C/QC
E/QE G/QG OUTPUT CLEAR GND ENABLE

Symbol VCC TA IOH IOL IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Output Current High Output Current Low Q H Q H Q H QA QH QA QH QA QH QA QH Parameter 54 74 54 74 54, 74 54 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 0.4 4.0 8.0 1.0 2.6 12 24 Unit V C mA mA mA mA
SN54/74LS322A
BLOCK DIAGRAM
REGISTER ENABLE G S/P SIGN EXTEND SE
(1) (2)
(18)
(17) DATA D1 (19) SELECT DS (3) D0
Q CK D Q CLR CLOCK CLEAR OUTPUT ENABLE OE (11) (9) (8)
Q CK D Q CLR
FOUR IDENTICAL CHANNELS NOT SHOWN
Q CK D Q CLR
Q CK D Q CLR
(12) QH
(4) A/QA
(16) B/QB
(7) G/QG
(13) H/QH
FUNCTION TABLE
INPUTS OPERATION CLEAR Clear Hold Shift Right Sign Extend Load L L H H H H H REGISTER ENABLE H X H L L L L S/P X H X H H H L SIGN EXTEND X X X H H L X DATA SELECT X X X L H X X OUTPUT ENABLE L L L L L L X CLOCK X X X INPUTS/OUTPUTS A/QA L L QA0 D0 D1 QAn a B/QB L L QB0 QAn QAn QAn b C/QC H/QH L L QC0 QBn QBn QBn c L L QH0 QGn QGn QGn h OUTPUT Q H L L QH0 QGn QGn QGn h
When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/P input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.
H = HIGH Level (steady state) L = LOW Level (steady state) X = Irrelevant (any input, including transitions) = Transition from LOW to HIGH level QA0QH0 = the level of QA through QH, respectively, before the indicated steady-state conditions were established QAnQHn = the level of QA through QH, respectively, before the most recent transition of the clock D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively ah = the level of steady-state inputs at inputs A through H respectively
SN54/74LS322A
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage g QA QH Output HIGH Voltage g Q H Output LOW Voltage g QA QH Output LOW Voltage g Q H Output Off Current HIGH QA QH Output Off Current LOW QA QH Other A H, Data Select Sign Extend IIH Input HIGH C I t Current t Other Data Select Sign Extend AH Other IIL Input LOW Current Data Select Sign Extend IOS ICC Short Circuit Current (Note 1) Power Supply Current Q H QA QH 20 30 54 74 54 74 54, 74 74 54, 74 74 2.4 2.4 2.5 2.7 0.65 3.2 3.2 3.4 3.4 0.25 0.35 0.4 0.5 0.4 0.5 40 400 20 40 60 0.1 0.2 0.3 0.1 0.4 0.8 1.2 100 130 60 0.8 1.5 V V V V V V V V V A A A A A mA mA mA mA mA mA mA mA mA mA VCC = MAX VCC = MAX VCC = MAX VCC = MAX, VIN = 0.4 V VCC = MAX, VIN = 5.5 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 2.7 V VCC = MIN, IOH = MAX MIN IOL = 12 mA IOL = 24 mA IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table VCC = VCC MIN, VIN = VIL or VIH per Truth Table VCC = MIN, IOH = MAX MIN Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA
VOH
VOL
VOL IOZH IOZL
SN54/74LS322A
Limits Symbol fMAX tPHL tPLH tPHL tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay, Clock to QH Propagation Delay, Clear to QH Propagation Delay, Clock to QA QH Propagation Delay, Clear to QA QH Output Enable Time Output Disable Time Min 25 Typ 35 26 22 27 22 16 22 15 15 15 15 35 33 35 33 25 35 35 35 25 25 Max Unit MHz ns ns ns ns ns ns CL = 5.0 pF CL = 45 pF, RL = 667 CL = 15 pF Test Conditions

DEFINITIONS OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized. RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.
SN54/74LS323 8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

The SN54 / 74LS323 is an 8-Bit Universal Shift / Storage Register with 3-state outputs. Its function is similar to the SN54 / 74LS299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate inputs and outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right, and parallel load. All modes are activated on the LOW-to-HIGH transition of the Clock.
8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY
Common I/O for Reduced Pin Count Four Operation Modes: Shift Left, Shift Right, Parallel Load and Store Separate Continuous Inputs and Outputs from Q0 and Q7 Allow Easy
Cascading Fully Synchronous Reset 3-State Outputs for Bus Oriented Applications Input Clamp Diodes Limit High-Speed Termination Effects ESD > 3500 Volts
20 1
20

1

VCC S1 20 19 DS7 Q7 18 17 I/O7 I/O5 I/O3 I/O1 CP 16 15 14 13 12 DS0 11
20 1
1 S0
2 3 4 5 6 8 7 OE1 OE2 I/O6 I/O4 I/O2 I/O0 Q0
9 10 SR GND
PIN NAMES HIGH CP DS0 DS7 I/On OE1, OE2 Q0, Q7 S0, S1 SR Clock Pulse (active positive going edge) Input Serial Data Input for Right Shift Serial Data Input for Left Shift Parallel Data Input or Parallel Output (3-State) (Note c) 3-State Output Enable (active LOW) Inputs Serial Outputs (Note b) Mode Select Inputs Synchronous Reset (active LOW) Input
LOADING (Note a) LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.5 U.L. 15 (7.5) U.L. 0.25 U.L. 5 (2.5) U.L. 0.25 U.L.
0.5 U.L. 0.5 U.L. 0.5 U.L. 1.0 U.L. 65 (25) U.L. 0.5 U.L. 10 U.L. 1 U.L. 0.5 U.L.
NOTES: a) 1 TTL LOAD = 40 A HIGH/1.6 mA LOW. b) The output LOW drive factor is 2.5 U.L for Military (54) and 5 U.L. for Commercial Temperature Ranges. c) The output LOW drive factor is 7.5 U.L for Military (54) and 15 U.L. for Commercial Temperature Ranges. The output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial Temperature Ranges.
SN54/74LS323
S1 19 S0
LOGIC DIAGRAM
18
DS7 DS0 SR
12 11 9
CP Q0
8 D CP Q D CP Q D CP Q D CP Q D CP Q D CP Q D CP Q D CP Q 17
Q7
OE1 OE2
2 3 7 13 6 14 5 15 4 16
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
FUNCTIONAL DESCRIPTION The logic diagram and truth table indicate the functional characteristics of the SN54/74LS323 Universal Shift/Storage Register. This device is similar in operation to the SN54/74LS299 except for synchronous reset. A partial list of the common features are described below: 1. They use eight D-type edge-triggered flip-flops that respond only to the LOW-to-HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control (S0, S1) and data inputs (DS0, DS7, I/O0I/O7) may be stable at least a setup time prior to the positive transition of the Clock Pulse. 2. When S0 = S1 = 1, I/O0I/O7 are parallel inputs to flip-flops Q0Q7 respectively, and the outputs of Q0Q7 are in the high impedance state regardless of the state of OE1 or OE2. An important unique feature of the SN54/74LS323 is a fully Synchronous Reset that requires only to be stable at least one setup time prior to the positive transition of the Clock Pulse.
TRUTH TABLE
INPUTS SR L L L L L H H H H H H H H S1 X X H L X L L H H H L L L S0 X X H X L H H L L H L L L OE1 H X X L L X L X L X H X L OE2 X H X L L X L X L X X H L X X X CP DS0 X X X X X D D X X X X X X DS7 X X X X X X X D D X X X X Synchronous Reset; Q0 = Q7 = LOW Reset I/O voltage undetermined Synchronous Reset; Q0 = Q7 = LOW I/O voltage LOW Shift Right; DQ0; Q0Q1; etc. Shift Right; DQ0 & I/O0; Q0Q1 & I/O1; etc. Shift Left; DQ7; Q7Q6; etc. Shift Left; DQ7 & I/O7; Q7Q6 & I/O6; etc. Parallel Load I/OnQn Hold Hold; I/O Voltage Undetermined Hold; I/On = Qn RESPONSE
SN54/74LS323
Symbol VCC TA IOH IOL IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Output Current High Output Current Low Q0, Q7 Q0, Q7 Q0, Q7 I/O0 I/O7 I/O0 I/O7 I/O0 I/O7 I/O0 I/O7 Parameter 54 74 54 74 54, 74 54 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 0.4 4.0 8.0 1.0 2.6 12 24 Unit V C mA mA mA mA

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage g I/O0 I/O7 Output HIGH Voltage g Q0, Q7 Output LOW Voltage g I/O0 I/O7 Output LOW Voltage g Q0 Q7 Output Off Current HIGH I/O0 I/O7 Output Off Current LOW I/O0 I/O7 Others S0, S1, I/O0 I/O7 IIH I t t Input HIGH C Current Others S0, S1 I/O0 I/O7 Input LOW Current IIL IOS Short Circuit Current (Note 1) Power Supply Current Others S0, S1 Qo, Q7 I/O0 I/O7 20 30 54 74 54 74 54, 74 74 54, 74 74 2.4 2.4 2.5 2.7 0.65 3.2 3.1 3.4 3.4 0.25 0.35 0.4 0.5 0.4 0.5 40 400 20 40 0.1 0.2 0.1 0.4 0.8 100 130 53 0.8 1.5 V V V V V V V V V A A A A mA mA mA mA mA mA mA mA VCC = MAX, VIN = 0 4 V MAX 0.4 VCC = MAX VCC = MAX VCC = MAX VCC = MAX, VIN = 7 0 V MAX 7.0 VCC = MAX, VIN = 5.5 V VCC = MAX, VIN = 2.7 V VCC = MIN, IOH = MAX MIN IOL = 12 mA IOL = 24 mA IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table VCC = VCC MIN, VIN = VIL or VIH per Truth Table VCC = MIN, IOH = MAX MIN Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA
VOH
VOL
VOL IOZH IOZL
ICC
SN54/74LS323
Limits Symbol fMAX tPHL tPLH tPHL tPLH tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay, Clock to Q0 or Q7 Propagation Delay, Clock to I/O0 I/O7 Output Enable Time Output Disable Time Min 25 Typ 35 26 22 25 17 14 20 10 10 39 33 39 25 21 30 15 15 Max Unit MHz ns ns ns ns CL = 45 pF, RL = 667 CL = 15 pF Test Conditions
CL = 5.0 pF

SN54/74LS323
3-STATE WAVEFORMS
VIN tPHL 1.3 V VOUT 1.3 V tPLH 1.3 V 1.3 V tPHL 1.3 V
VIN
1.3 V tPLH
1.3 V
VOUT
1.3 V
Figure 1
Figure 2
Figure 3
Figure 4
AC LOAD CIRCUIT
VCC RL SW1
SWITCH POSITIONS
SYMBOL tPZH SW1 Open Closed Closed Closed SW2 Closed Open Closed Closed
tPZL tPLZ tPHZ 5 k CL* SW2
Figure 5
8-INPUT PRIORITY ENCODERS WITH 3-STATE OUTPUTS

The SN54 / 74LS348 and the SN54 / 74LS848 are eight input priority encoders which provide the 8-line to 3-line function. The outputs (A0 A2) and inputs (0 7) are active low. The active low input which has the highest priority (input 7 has the highest) is represented on the outputs (output A0 is the lowest bit). An example would be if inputs 1, 2 and 4 were low, then a binary 4 would be represented on the outputs. The GS (Group Signal) output is active low when any of the inputs are low. It serves to indicate when any of the inputs are active. A0, A1 and A2 are three-state outputs. This allows for up to 64 line expansion without the need for special external circuitry. A logical one on the Enable Input (EI) forces A0, A1 ared A2 to the disabled state and outputs GS and EO to the high state. A high on all data inputs (0 7) together with a low on the EI input disables outputs A0, A1, and A2 and forces output GS to the high state and output EO to the low state. Use of the EI input in conjunction with the EO output provides for the capability of having priority encoding of n input signals. The LS848 has special internal circuitry providing for a greatly reduced negative going glitch on the GS (Group Signal) output and on a reduced tendency for the A0, A1 and A2 outputs to become momentarily enabled. Both of these occurrences happen when the EI input goes from a logical one to a logical zero and all data inputs (0 7) are held at logical ones. The internal glitch reduction circuitry does add an additional fan-in of one on all data inputs (compared to that of the LS348).
OUTPUTS VCC 16 EO 15 EO 4 5 6 7 EI A2 GS 14 GS 3 13 3 INPUTS 2 12 2 1 11 1 0 10 0 A0 A1 OUTPUT A0 9
SN54/74LS348 SN54/74LS848
8-INPUT PRIORITY ENCODERS WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY

16 1
16 1
16 1
SN54LSXXXJ SN74LSXXXN SN74LSXXXD 8 GND Ceramic Plastic SOIC
1 4
2 5
3 6 INPUTS
4 7
5 EI
6 A2
7 A1
OUTPUTS
FUNCTION TABLE
INPUTS EI H L L L L L L L L L 0 X H X X X X X X X L 1 X H X X X X X X L H 2 X H X X X X X L H H 3 X H X X X X L H H H 4 X H X X X L H H H H 5 X H X X L H H H H H 6 X H X L H H H H H H 7 X H L H H H H H H H A2 Z Z L L L L H H H H OUTPUTS A1 Z Z L L H H L L H H A0 Z Z L H L H L H L H GS H H L L L L L L L L EO H L H H H H H H H H
H = HIGH Logic Level L = LOW Logic Level X = Irrelevant Z = High Impedance State
SN54/74LS348 SN54/74LS848
BLOCK DIAGRAMS
(5) EI (10) 0 (15) EO (14)GS G1 G13 G29 1 (11) G2 G31 G14 (12) (9) A0 (13) 3 (1) (2) (3) (4) 6 (6) A2 7 (4) G8 (3) G7 G12 G24 G25 G26 G27 G28 (6) A2 (7) A1 4 (1) 2 (12) G3 G9 (13) G4 G15 G16 G17 G10 G19 G20 5 6 7 (2) G6 G11 G21 G22 G23 (7) A1 G18 (9) A0 G30 (15) EO (14) GS
(5) EI (10) 0 1 2 3 4 5 (11)
G5
SN54 / 74LS348
SN54 / 74LS848

Symbol VCC TA IOH IOH IOL IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current High Output Current Low Output Current Low EO, GS A0, A1, A2 A0, A1, A2 EO, GS A0, A1, A2 A0, A1, A2 Parameter 54 74 54 74 54, 74 54 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 0.4 1.0 2.6 4.0 8.0 12 24 Unit V C mA mA mA mA
SN54/74LS348 SN54/74LS848
Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage A0, A1, A2 VOH EO, GS EO, GS VOL Output LOW Voltage g EO, GS Output LOW Voltage g A0, A1, A2 Output Off Current HIGH Output Off Current LOW Input HIGH Current Input 0, EI LS348 Input 0 LS848 Other LS348 Other LS848 IIH Input HIGH Current Input 0, EI LS348 Input 0 LS848 Other LS348 Other LS848 Input LOW Current Input 0, EI LS348 IIL Input 0 LS848 Other LS348 Other LS848 Short Circuit Current (Note 1) EO, GS A0, A1, A2 Power Supply Current Total, Output HIGH ICC Total, Output LOW 13 25 20 30 12 54, 74 54 74 54, 74 74 54, 74 74 2.4 2.5 2.7 0.65 3.1 3.5 3.5 0.25 0.35 0.25 0.35 0.4 0.5 0.4 0.5 20 20 20 40 40 60 0.1 0.2 0.2 0.3 0.4 0.8 0.8 1.2 120 130 23 mA VCC = MAX, Inputs 7, EI = GND All Others Open 0.8 1.5 V V V V V V V V A A A A A A mA mA mA mA mA mA mA mA mA mA VCC = MAX All Inputs and Outputs Open VCC = MAX, VIN = 0.4 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 2.7 V IOL = 4.0 mA IOL = 8.0 mA IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table VCC = VCC MIN, VIN = VIL or VIH per Truth Table Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA
VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table
VOL IOZH IOZL
IOS
VCC = MAX
SN54/74LS348 SN54/74LS848
From (Input) 1 thru 7 To (Output) A0, A0 A1 or A2 output Out-of-Phase 1 thru 7 A0, A0 A1 or A2 output EI A0, A0 A1 or A2 24 Out-of-Phase 0 thru 7 E0 output In-Phase 0 thru 7 GS output In-Phase EI GS output In-Phase EI EO output EI A0, A0 A1 or A2 23 35 23 35 25 18 40 27 30 18 45 27 ns CL = 5.0 pF RL = 667 14 17 36 21 14 17 36 21 ns 9.0 11 21 17 9.0 11 21 17 ns 26 38 40 55 26 38 40 55 ns CL = 15 pF RL = 2.0 11 41 18 24 11 41 18 ns 23 25 35 39 23 25 35 39 ns 20 23 30 35 20 23 30 35 ns CL = 45 pF RL = 667 LS348 Limits Waveform In-Phase Min Typ 11 Max 17 Min LS848 Limits Typ 12 Max 18 ns Unit Test Conditions
Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHZ tPLZ

The SN54 / 74LS352 is a very high-speed Dual 4-input Multiplexer with Common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The SN54 / 74LS352 is the functional equivalent of the SN54 / 74LS153 except with inverted outputs.
SN54/74LS352
Inverted Version of the SN54 / 74LS153 Separate Enables for Each Multiplexer Input Clamp Diode Limit High Speed Termination Effects

LOW POWER SCHOTTKY

16 1
1 Ea
2 S1
3 I3a
4 I2a
5 I1a
6 I0a
7 Za
8 GND
16 1
PIN NAMES
16 1
S0, S1 E I0 I1 Z
Common Select Inputs Enable (Active LOW) Input Multiplexer Inputs Multiplexer Outputs (note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
LOGIC DIAGRAM
Ea I0a
1 6 5
I1a
4
I2a
3
I3a
2
S1
14
S0
10
I0b
11
I1b
12
I2b
13
I3b Eb
15
LOGIC SYMBOL
5 4
10 11 12 13 15 I0b I1b I2b I3b Eb
14 2
Ea I0a I1a I2a I3a S0 S1 Za
Zb
7 VCC = PIN 16 GND = PIN 8 = PIN NUMBERS VCC = PIN 16 GND = PIN 8
9
Za
Zb
SN54/74LS352
FUNCTIONAL DESCRIPTION The SN54 / 74LS352 is a Dual 4-Input Multiplexer. It selects two bits of data from up to four sources under the control of the common Select Inputs (S0, S1). The two 4-input multiplexer circuits have individual active LOW Enables (Ea, Eb) which
can be used to strobe the outputs independently. When the Enables (Ea, Eb) are HIGH, the corresponding outputs (Za, Zb) are forced HIGH. The logic equations for the outputs are shown below.
Za = Ea (I0a S1 S0 + I1a S1 S0 + I2a S1 S0 + I3a S1 S0) Zb = Eb (I0b S1 S0 + I1b S1 S0 + I2b S1 S0 + I3b S1 S0) The SN54 / 74LS352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The SN54 / 74LS352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.
TRUTH TABLE
SELECT INPUTS S0 X L L H H L L H H S1 X L L L L H H H H E H L L L L L L L L I0 X L H X X X X X X INPUTS (a or b) I1 X X X L H X X X X I2 X X X X X L H X X I3 X X X X X X X L H OUTPUT Z H H L H L H L H L

SN54/74LS352

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, Select to Output Propagation Delay, Enable to Output Propagation Delay, Data to Output Min Typ 19 25 16 21 13 17 Max 29 38 24 32 20 26 Unit ns ns ns Test Conditions Figure 1 or 2 Figure 2 Figure 1 VCC = 5.0 V, CL = 15 pF
AC WAVEFORMS
Figure 1
Figure 2
SN54/74LS353 DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

The LSTTL / MSI SN54 / 74LS353 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (E0) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all TTL families.

LOW POWER SCHOTTKY
Inverted Version of the SN54 / 74LS253 Schottky Process for High Speed Multifunction Capability Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 16 E0b 15 S0 14 I3b 13 I2b 12 I1b 11 I0b 10 Zb 9
16 1
1 E0a
2 S1
3 I3a
4 I2a
5 I1a
6 I0a
7 Za
8 GND
16 1
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L.
S0, S1 Multiplexer A E0a I0A I3a Za Multiplexer B E0b I0b I3b Zb
Common Select Inputs
0.5 U.L.
Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b)
0.5 U.L. 0.5 U.L. 65 (25) U.L.
0.25 U.L. 0.25 U.L. 15 (7.5) U.L.
LOGIC SYMBOL
Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b) 0.5 U.L. 0.5 U.L. 65 (25) U.L. 0.25 U.L. 0.25 U.L. 15 (7.5) U.L.
5 4
10 11 12 13 15 I0b I1b I2b I3b E0b
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.
14 2
E0a I0a I1a I2a I3a S0 S1 Za
Zb
SN54/74LS353
LOGIC DIAGRAM
E0b
15
I3b
13
I2b
12
I1b
11
I0b
10
S0
14
S1
2
I3a
3
I2a
4
I1a
5
I0a
6
E0a
1
Zb
Za
FUNCTIONAL DESCRIPTION The SN54 / 74LS353 contains two identical 4-input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S0, S1). The 4-input multiplexers have individual Output Enable (E0a, E0b)
inputs which when HIGH, forces the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:
Za = E0a (I0a S1 S0 + I1a S1 S0 + I2a S1 S0 + I3a S1 S0) Zb = E0b (I0b S1 S0 + I1b S1 S0 + I2b S1 S0 + I3b S1 S0) If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.
TRUTH TABLE
SELECT INPUTS S0 X L L H H L L H H S1 X L L L L H H H H I0 X L H X X X X X X DATA INPUTS I1 X X X L H X X X X I2 X X X X X L H X X I3 X X X X X X X L H OUTPUT ENABLE E0 H L L L L L L L L OUTPUT Z (Z) H L H L H L H L
H = HIGH Level L = LOW Level X = Immaterial (Z) = High Impedance (off) Address inputs S0 and S1 are common to both sections.
SN54/74LS353

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 Output LOW Voltage g QA QH Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current Total, Output 3-State Total, Output LOW 20 0.4 130 14 12 54, 74 74 2.4 3.1 0.25 0.35 0.4 0.5 20 20 20 IIH IIL IOS ICC V V V A A A mA mA mA 2.4 0.65 3.4 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VOL IOZH IOZL
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX
mA

Limits Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPLZ tPHZ Parameter Propagation Delay, Data to Output Propagation Delay, Select to Output Output Enable Time to HIGH Level Output Enable Time to LOW Level Output Disable Time to LOW Level Output Disable Time to HIGH Level Min Typ 11 13 20 21 11 15 12 27 Max 25 20 45 32 23 23 27 41 Unit ns ns ns ns ns ns Figure 1 Figure 1 or 2 CL = 15 pF Figures 4, 5 Figures 3, 5 Figures 3, 5 CL = 5 0 pF 5.0 Figures 4, 5 Test Conditions
SN54/74LS353
3-STATE WAVEFORMS
VIN
1.3 V tPLH
1.3 V tPHL 1.3 V
VIN
1.3 V tPLH
1.3 V tPHL 1.3 V
VOUT
1.3 V
VOUT
1.3 V
Figure 1
Figure 2
Figure 3
Figure 4
AC LOAD CIRCUIT
VCC
SWITCH POSITIONS
RL SW1 SYMBOL tPZH tPZL TO OUTPUT UNDER TEST tPLZ tPHZ SW1 Open Closed Closed Closed SW2 Closed Open Closed Closed
5.0 k CL* SW2
Figure 5
3-STATE HEX BUFFERS

These devices are high speed hex buffers with 3-state outputs. They are organized as single 6-bit or 2-bit / 4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable (E) is LOW. When the Output Enable (E) is HIGH, the outputs are forced to a high impedance off state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.
3-STATE HEX BUFFERS

LOW POWER SCHOTTKY

16 1
16 1
16 1


SN54 / 74LS365A HEX 3-STATE BUFFER WITH COMMON 2-INPUT NOR ENABLE
VCC 16 E2 15 14 13 12 11 10 9
SN54 / 74LS366A HEX 3-STATE INVERTER BUFFER WITH COMMON 2-INPUT NOR ENABLE
VCC 16 E2 15 14 13 12 11 10 9
1 E1
8 GND
1 E1
8 GND
TRUTH TABLE
INPUTS E1 L L H X E2 L L X H D L H X X L H (Z) (Z) OUTPUT L L H X
TRUTH TABLE
INPUTS E1 E2 L L X H D L H X X H L (Z) (Z) OUTPUT
SN54 / 74LS367A HEX 3-STATE BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS
VCC 16 E 15 14 13 12 11 10 9
SN54 / 74LS368A HEX 3-STATE INVERTER BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS
VCC 16 E 15 14 13 12 11 10 9
1 E
8 GND
1 E
8 GND
TRUTH TABLE
INPUTS E L L H D L H X L H (Z) OUTPUT
TRUTH TABLE
INPUTS E L L H D L H X H L (Z) OUTPUT

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL IOZH IOZL IIH Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current E Inputs IIL D Inputs 0.4 20 0.4 IOS ICC Short Circuit Current (Note 1) Power Supply Current LS365A, 367A LS366A, 368A 40 225 24 21 0.35 0.5 20 20 20 V A A A mA mA A mA mA 2.4 3.1 0.25 0.4 V V 2.4 0.65 3.4 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX, VIN = 0.5 V Either E Input at 2.0 V VCC = MAX, VIN = 0.4 V Both E Inputs at 0.4 V VCC = MAX VCC = MAX
mA

Limits LS365A / LS367A Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay Output Enable Time Output Disable Time Min Typ 10 9.0 19 24 Max 16 22 35 40 30 35 LS366A / LS368A Min Typ 7.0 12 18 28 Max 15 18 35 45 32 35 Unit ns ns ns CL = 45 pF, RL = 667 Test Conditions
CL = 5.0 pF
OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT
The SN54 / 74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state. The SN54 / 74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54 / 74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.
SN54/74LS373 SN54/74LS374
OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT
LOW POWER SCHOTTKY
20 1
Eight Latches in a Single Package 3-State Outputs for Bus Interfacing Hysteresis on Latch Enable Edge-Triggered D-Type Inputs Buffered Positive Edge-Triggered Clock Hysteresis on Clock Input to Improve Noise Margin Input Clamp Diodes Limit High Speed Termination Effects
LOADING (Note a)
20 1
PIN NAMES
20
HIGH D0 D 7 LE CP OE O0 O7 Data Inputs Latch Enable (Active HIGH) Input Clock (Active HIGH going edge) Input Output Enable (Active LOW) Input Outputs (Note b) 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 65 (25) U.L.
LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 15 (7.5) U.L.

1
NOTES: a) 1 TTL Units Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 25 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.
CONNECTION DIAGRAM DIP (TOP VIEW) SN54 / 74LS373

VCC O7 20 19 D7 18 D6 17 O6 16 O5 15 D5 14 D4 13 O4 12 LE 11 VCC O7 20 19 D7 18
SN54 / 74LS374
D6 17 O6 16 O5 15 D5 14 D4 13 O4 12 CP 11
1 OE
2 O0
3 D0
4 D1
5 O1
6 O2
7 D2
8 D3
9 O3
10 GND
1 OE
2 O0
3 D0
4 D1
5 O1
6 O2
7 D2
8 D3
9 O3
10 GND
SN54/74LS373 SN54/74LS374
TRUTH TABLE LS373
Dn H L X X LE H H L X OE L L L H On H L Q0 Z* Dn H L X X
LS374
LE OE L L H On H L Z*
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance * Note: Contents of flip-flops unaffected by the state of the Output Enable input (OE).
LOGIC DIAGRAMS SN54LS / 74LS373

3 4 7 8 13 14 17 18
D0 D LATCH ENABLE LE 11 OE Q G
D1 D Q G
D2 D Q G
D3 D Q G
D4 D Q G
D5 D Q G
D6 D Q G
D7 D Q G
O0
2 5
O1
6
O2
9
O3
12
O4
15
O5
16
O6
19
O7
SN54LS / 74LS374
3 11 4 7 8 13 14 17 18
D0 CP D Q Q CP D Q Q
D1 CP D Q Q
D2 CP D Q Q
D3 CP D Q Q
D4 CP D Q Q
D5 CP D Q Q
D6 CP D Q Q
D7
CP
OE
1 2
O0
5
O1
6
O2
9
O3
12
O4
15
O5
16
O6
19
O7

SN54/74LS373 SN54/74LS374
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54 74 54, 74 VOL IOZH IOZL IIH IIL IOS ICC Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current Input LOW Current Short Circuit Current (Note 1) Power Supply Current 30 0.35 0.5 20 20 20 0.1 0.4 130 40 V A A A mA mA mA mA 2.4 2.4 54 74 0.65 3.4 3.1 0.25 0.4 Min 2.0 0.7 0.8 1.5 Typ Max Unit V V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX

Limits LS373 Symbol fMAX tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay, Data to Output Clock or Enable to Output Output Enable Time Output Disable Time 12 12 20 18 15 25 12 15 18 18 30 30 28 36 20 25 15 19 20 21 12 15 28 28 28 28 20 25 Min Typ Max Min 35 LS374 Typ 50 Max Unit MHz ns ns ns ns CL = 5.0 pF CL = 45 pF pF, RL = 667 Test Conditions

Limits LS373 Symbol tW ts th Clock Pulse Width Setup Time Hold Time Parameter Min 15 5.0 20 Max Min 15 20 0 LS374 Max Unit ns ns ns
DEFINITION OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.
SN54/74LS373
AC WAVEFORMS
tW LE 1.3 V ts Dn tPLH OUTPUT tPHL th tW
Figure 1
OE tPZL VOUT 1.3 V 0.5 V 1.3 V 1.3 V tPLZ 1.3 V VOL OE tPZH VOUT 1.3 V 1.3 V tPHZ 1.3 V VOH 1.3 V 0.5 V
Figure 2
Figure 3
AC LOAD CIRCUIT
VCC
SWITCH POSITIONS
5.0 k CL* SW2
Figure 4
SN54/74LS374
AC WAVEFORMS
tWH CP 1.3 V ts Dn tPLH OUTPUT 1.3 V 1.3 V tPHL 1.3 V tWL 1.3 V OE tPZL VOUT 1.3 V 0.5 V
1.3 V th
1.3 V
1.3 V tPLZ 1.3 V VOL
Figure 6
Figure 5
OE tPZH VOUT
1.3 V tPHZ 1.3 V
1.3 V VOH 1.3 V 0.5 V
Figure 7
AC LOAD CIRCUIT
VCC
SWITCH POSITIONS
5.0 k CL* SW2
Figure 8
SN54/74LS375 4-BIT D LATCH

The SN54 / 74LS375 is a 4-Bit D-Type Latch for use as temporary storage for binary information between processing limits and input /output or indicator units. When the Enable (E) is HIGH, information present at the D input will be transferred to the Q output and, if E is HIGH, the Q output will follow the input. When E goes LOW, the information present at the D input prior to its setup time will be retained at the Q outputs.
4-BIT D LATCH
LOW POWER SCHOTTKY

VCC 16 D3 15 Q3 14 Q3 13 E2,3 12 Q2 11 Q2 10 D2 9

16 1
1 D0
2 Q0
3 Q0
4 E0,1
5 Q1
6 Q1
7 D1
8 GND
16

1
TRUTH TABLE (Each latch)

tn D H L PIN NAMES tn+1 Q H L
NOTES: tn = bit time before enable negative-going transition. tn+1 = bit time after enable negative-going transition.
16 1
D1 D 4 E0 1 E2 3 Q1 Q4 Q1 Q4
Data Inputs Enable Input Latches 0, 1 Enable Input Latches 2, 3 Latch Outputs (Note b) Complimentary Latch Outputs (Note b)
0.5 U.L. 2.0 U.L. 2.0 U.L. 10 U.L. 10 U.L.
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 25 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
LOGIC SYMBOL
1 D0 7 D1 9 D2 15 D3
LOGIC DIAGRAM
DATA ENABLE TO OTHER LATCH Q Q
4 12
E0,1
E2,3 Q0 2 3
Q1 6 5
Q2 10 11
Q3 14 13
SN54/74LS375
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 D Input E Input IIH Input HIGH Current D Input E Input Input LOW Current D Input E Input 20 0.1 0.4 0.4 1.6 100 12 mA mA mA mA VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX 0.35 0.5 20 80 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIL IOS ICC

Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, Data to Q Propagation Delay, Data to Q Propagation Delay, Enable to Q Propagation Delay, Enable to Q Min Typ 15 9.0 12 7.0 15 14 16 7.0 Max 27 17 20 15 27 25 30 15 Unit ns ns ns ns VCC = 5.0 V CL = 15 pF Test Conditions
SN54/74LS375
LOGIC DIAGRAM
DATA ENABLE TO OTHER LATCH
Q (SN54LS/74LS375 ONLY) Q


Limits Symbol tW ts th Parameter Enable Pulse Width Setup Time Hold Time Min 20 20 0 Typ Max Unit ns ns ns VCC = 5.0 V Test Conditions
AC WAVEFORMS
1.3 V ts
1.3 V th 1.3 V 1.3 V
1.3 V tPLH
tPLH
1.3 V
tPHL tPHL
1.3 V
tPHL tPHL
1.3 V
tPLH tPLH
1.3 V
DEFINITION OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.
OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE
The SN54 / 74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54 / 74LS378 is a 6-Bit Register with a buffered common enable. This device is similar to the SN54 / 74LS174, but with common Enable rather than common Master Reset. The SN54 / 74LS379 is a 4-Bit Register with buffered common Enable. This device is similar to the SN54 / 74LS175 but features the common Enable rather then common Master Reset.
SN54/74LS377 SN54/74LS378 SN54/74LS379

OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE
LOW POWER SCHOTTKY
8-Bit High Speed Parallel Registers Positive Edge-Triggered D-Type Flip Flops Fully Buffered Common Clock and Enable Inputs True and Complement Outputs Input Clamp Diodes Limit High Speed Termination Effects
20 1
PIN NAMES
20 1
E D0 D 3 CP Q0 Q3 Q0 Q3
Enable (Active LOW) Input Data Inputs Clock (Active HIGH Going Edge) Input True Outputs (Note b) Complemented Outputs (Note b)
0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L.
20 1
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. 16 1
16 1
16 1
SN54LSXXXJ SN74LSXXXN SN74LSXXXDW SN74LSXXXD Ceramic Plastic SOIC SOIC
SN54/74LS377 SN54/74LS378 SN54/74LS379

CONNECTION DIAGRAM DIPS (TOP VIEW) SN54 / 74LS377
VCC Q7 20 19 D7 18 D6 17 Q6 16 Q5 15 D5 14 D4 13 Q4 12 CP 11
1 E
2 Q0
3 D0
4 D1
5 Q1
6 Q2
7 D2
8 D3
9 Q3
10 GND
SN54 / 74LS378
VCC 16 Q5 15 D5 14 D4 13 Q4 12 D3 11 Q3 10 CP 9
1 E
2 Q0
3 D0
4 D1
5 Q1
6 D2
7 Q2
8 GND
SN54 / 74LS379
VCC 16 Q3 15 Q3 14 D3 13 D2 12 Q2 11 Q2 10 CP 9
1 E
2 Q0
3 Q0
4 D0
5 D1
6 Q1
7 Q1
8 GND
SN54/74LS377 SN54/74LS378 SN54/74LS379

LOGIC DIAGRAMS SN54 / 74LS377
3 4 7 8 13 14 17 18
D0 E ENABLE
1
D1
D2
D3
D4
D5
D6
D7
CP CLOCK
11
CP D Q
CP D Q
CP D Q
CP D Q
CP D Q
CP D Q
CP D Q
CP D Q
Q0
2
Q1
5
Q2
6
Q3
9
Q4
12
Q5
15
Q6
16
Q7
19
SN54 / 74LS378
3 4 6 11 13 14
D0 CP
9
D1
D2
D3
D4
D5
CP D E Q
1
CP D E Q
CP D E Q
CP D E Q
CP D E Q
CP D E Q
E Q0
2
Q1
5
Q2
7
Q3
10
Q4
12
Q5
15
SN54 / 74LS379
12
13
D0 CP
9
D1
D2
D3
CP E Q
1
D E Q
CP Q
D E Q
CP Q
D E Q
CP Q
D Q
E Q0
3
Q0
2
Q1
6
Q1
7
Q2
11
Q2
10
Q3
14
Q3
15
SN54/74LS377 SN54/74LS378 SN54/74LS379


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current Input LOW Current Short Circuit Current (Note 1) Power Supply Current LS377 LS378 LS379 20 0.35 0.5 20 0.1 0.4 100 28 22 15 V A mA mA mA mA 2.5 2.7 54 74 0.65 3.5 3.5 0.25 0.4 Min 2.0 0.7 0.8 1.5 Typ Max Unit V V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH , , or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
IIH IIL IOS ICC
VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX, NOTE 1
NOTE: With all inputs open and GND applied to all data and enable inputs, ICC is measured after a momentary GND, then 4.5 V is applied to clock. Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock to Output Min 30 Typ 40 17 18 27 27 Max Unit MHz ns Test Conditions VCC = 5 0 V 5.0 CL = 15 pF

Limits Symbol tW ts ts th Parameter Any Pulse Width Data Setup Time Enable Setup Time Any Hold Time Inactive State Active State Min 20 20 10 25 5.0 Typ Max Unit ns ns ns ns ns VCC = 5.0 V Test Conditions
DEFINITION OF TERMS SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs. HOLD TIME (th) is defined as the minimum time following
the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.
SN54/74LS377 SN54/74LS378 SN54/74LS379

TRUTH TABLE
E H L L
L = LOW Voltage Level H = HIGH Voltage Level X = Immaterial
CP
Dn X H L
Qn No Change H L
Qn No Change L H
AC WAVEFORMS
SN54 / 74LS377
1/fmax CP 1.3 V ts(H) D OR E * 1.3 V tPLH Q 1.3 V ts(L) th(H) tW 1.3 V th(L) 1.3 V tPHL 1.3 V Q E, D * CP 1.3 V ts(H)
SN54 / 74LS378
1/fmax tW 1.3 V th(H) 1.3 V tPHL 1.3 V ts(L) th(L) 1.3 V tPLH 1.3 V
Figure 1. Clock to Output Delays Clock Pulse Width, Frequency, Setup and Hold Times Data or Enable to Clock
Figure 2. Clock to Output Delays Clock Pulse Width, Frequency, Setup and Hold Times Data or Enable to Clock
SN54 / 74LS379
1/fmax CP 1.3 V ts(H) E, D * 1.3 V tPLH Q 1.3 V ts(L) th(H) tW 1.3 V th(L) 1.3 V tPHL 1.3 V
Figure 3. Clock to Output Delays Clock Pulse Width, Frequency, Setup and Hold Times Data, Enable to Clock
SN54/74LS386 QUAD 2-INPUT EXCLUSIVE-OR GATE

QUAD 2-INPUT EXCLUSIVE-OR GATE
LOW POWER SCHOTTKY
VCC 14 13 12 11 10 9 8 J SUFFIX CERAMIC CASE 632-08
14 1

1
14
14 1

SN54/74LS386

Limits Symbol tPLH tPHL tPLH tPHL Parameter Propagation Delay, Other Input LOW Propagation Delay, Other Input HIGH Min Typ 12 10 20 13 Max 23 17 30 22 Unit ns ns VCC = 5.0 V CL = 15 pF Test Conditions
DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTER

The SN54 / 74LS390 and SN54 / 74LS393 each contain a pair of high-speed 4-stage ripple counters. Each half of the LS390 is partitioned into a divide-by-two section and a divide-by five section, with a separate clock input for each section. The two sections can be connected to count in the 8.4.2.1 BCD code or they can count in a biquinary sequence to provide a square wave (50% duty cycle) at the final output. Each half of the LS393 operates as a Modulo-16 binary divider, with the last three stages triggered in a ripple fashion. In both the LS390 and the LS393, the flip-flops are triggered by a HIGH-to-LOW transition of their CP inputs. Each half of each circuit type has a Master Reset input which responds to a HIGH signal by forcing all four outputs to the LOW state.
SN54/74LS390 SN54/74LS393
DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTER

LOW POWER SCHOTTKY
Dual Versions of LS290 and LS293 LS390 has Separate Clocks Allowing 2, 2.5, 5 Individual Asynchronous Clear for Each Counter Typical Max Count Frequency of 50 MHz Input Clamp Diodes Minimize High Speed Termination Effects

16 1
16 1
CONNECTION DIAGRAM DIP (TOP VIEW) SN54 / 74LS390

VCC 16 CP0 15 MR 14 Q0 13 CP1 12 Q1 11 Q2 10 Q3 9 J SUFFIX CERAMIC CASE 632-08
14 1 16 1
1 CP0
2 MR
3 Q0
4 CP1
5 Q1
6 Q2
7 Q3
8 GND
SN54 / 74LS393
VCC 14 CP 13 MR 12 Q0 11 Q1 10 Q2 9 Q3 8
14 1
1 CP 2 MR 3 Q0 4 Q1 5 Q2 6 Q3 7 GND SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
SN54/74LS390 SN54/74LS393
PIN NAMES CP CP0 CP1 MR Q0 Q3 Clock (Active LOW going edge) Input to +16 (LS393) Clock (Active LOW going edge) Input to 2 (LS390) Clock (Active LOW going edge) Input to 5 (LS390) Master Reset (Active HIGH) Input Flip-Flop outputs (Note b) LOADING (Note a) HIGH 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. LOW 1.0 U.L. 1.0 U.L. 1.5 U.L. 0.25 U.L. 5 (2.5) U.L.
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) b) Temperature Ranges.
FUNCTIONAL DESCRIPTION Each half of the SN54 / 74LS393 operates in the Modulo 16 binary sequence, as indicated in the 16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the CP input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting. Each half of the LS390 contains a 5 section that is independent except for the common MR function. The 5
section operates in 4.2.1 binary sequence, as shown in the 5 Truth Table, with the third stage output exhibiting a 20% duty cycle when the input frequency is constant. To obtain a 10 function having a 50% duty cycle output, connect the input signal to CP1 and connect the Q3 output to the CP0 input; the Q0 output provides the desired 50% duty cycle output. If the input frequency is connected to CP0 and the Q0 output is connected to CP1, a decade divider operating in the 8.4.2.1 BCD code is obtained, as shown in the BCD Truth Table. Since the flip-flops change state asynchronously, logic signals derived from combinations of LS390 outputs are also subject to decoding spikes. A HIGH signal on MR forces all outputs LOW and prevents counting.
SN54 / 74LS390 LOGIC DIAGRAM (one half shown)

CP1
CP0
K CP CD MR
J Q CD
K CP
J Q CD
K CP
J Q CD
K CP
J Q
Q0
Q1
Q2
Q3
SN54 / 74LS393 LOGIC DIAGRAM (one half shown)

CP
K CP CD MR
J Q CD
K CP
J Q CD
K CP
J Q CD
K CP
J Q
Q0
Q1
Q2
Q3
SN54/74LS390 SN54/74LS393
SN54 / 74LS390 BCD TRUTH TABLE (Input on CP0; Q0 CP1)
OUTPUTS COUNT 0 1 2 3 4 5 6 7 8 9 Q3 L L L L L L L L H H Q2 Q1 L L L L H H H H L L L L H H L L H H L L Q0 L H L H L H L H L H COUNT 0 1 2 3 4
SN54/ 74LS390 5 TRUTH TABLE (Input on CP1)

OUTPUTS Q3 L L L L H Q2 Q1 L L H H L L H L H L
SN54 / 74LS393 TRUTH TABLE

OUTPUTS COUNT 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Q3 L L L L L L L L H H H H H H H H Q2 Q1 L L L L H H H H L L L L H H H H L L H H L L H H L L H H L L H H Q0 L H L H L H L H L H L H L H L H
SN54 / 74LS390 10 (50% @ Q0) TRUTH TABLE (Input on CP1, Q3 to CP0)

OUTPUTS COUNT 0 1 2 3 4 5 6 7 8 9 Q3 L L L L H L L L L H Q2 Q1 L L H H L L L H H L L H L H L L H L H L Q0 L L L L L H H H H H

SN54/74LS390 SN54/74LS393
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 MR IIL Input LOW Current CP, CP0 CP1 IOS ICC Short Circuit Current (Note 1) Power Supply Current 20 0.4 1.6 2.4 100 26 0.35 0.5 20 IIH V A mA mA mA mA mA mA VCC = MAX VCC = MAX VCC = MAX, VIN = 0.4 V 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits Symbol fMAX fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Maximum Clock Frequency CP0 to Q0 Maximum Clock Frequency CP1 to Q1 Propagation Delay, CP to Q0 CP0 to Q0 CP to Q3 CP0 to Q2 CP1 to Q1 CP1 to Q2 CP1 to Q3 MR to Any Output LS393 LS390 LS393 LS390 LS390 LS390 LS390 LS390/393 Min 25 20 12 13 12 13 40 40 37 39 13 14 24 26 13 14 24 20 20 20 20 60 60 60 60 21 21 39 39 21 21 39 Typ 35 Max Unit MHz MHz ns ns ns CL = 15 pF ns ns ns ns ns Test Conditions
SN54/74LS390 SN54/74LS393
Limits Symbol tW tW tW tW trec Parameter Clock Pulse Width CP0 Pulse Width CP1 Pulse Width MR Pulse Width Recovery Time LS393 LS390 LS390 LS390/393 LS390/393 Min 20 20 40 20 25 Typ Max Unit ns ns ns ns ns VCC = 5.0 V Test Conditions
AC WAVEFORMS
*CP
1.3 V tW tPHL
1.3 V tPLH 1.3 V
1.3 V
Figure 1
MR & MS 1.3 V tW CP 1.3 V tPHL Q 1.3 V 1.3 V trec
Figure 2
*The number of Clock Pulses required between tPHL and tPLH measurements can be determined from the appropriate Truth Table.
SN74LS395 4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS

The SN74LS395 is a 4-Bit Register with 3-state outputs and can operate in either a synchronous parallel load or a serial shift-right mode, as determined by the Select input. An asynchronous active LOW Master Reset (MR) input overrides the synchronous operations and clears the register. An active HIGH Output Enable (OE) input controls the 3-state output buffers, but does not interfere with the other operations. The fourth stage also has a conventional output for linking purposes in multi-stage serial operations.
4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY
Shift Left or Parallel 4-Bit Register 3-State Outputs Input Clamp Diodes Limit High-Speed Termination Effects
16 1

VCC 16 O0 15 O1 14 O2 13 O3 12 Q3 11 CP 10 OE 9
16 1
1 MR
2 DS
3 P0
4 P1
5 P2
6 P3
7 S
8 GND
16 1
PIN NAMES
LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 15 U.L. 5 U.L.
P0 P3 DS S CP MR OE O0 O3 Q3
Parallel Inputs Serial Data Input Mode Select Input Clock (Active LOW) Input Master Reset (Active LOW) Input Output Enable (Active HIGH) Input 3-State Register Outputs Register Output
LOGIC SYMBOL
7 3 4 5 6
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW.
S P0 P1 P2 P3 2 10 9 DS CP OE MR O0 O1 O2 O3 Q3 11
1 15 14 13 12 VCC = PIN 16 GND = PIN 8
SN74LS395
LOGIC DIAGRAM
S Ds P0 P1 P2 P3
CP CP CD MR D Q CP CD D Q CP CD D Q CP CD D Q
OE O0 O1 O2 O3 Q3
FUNCTION DESCRIPTION The SN74LS395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel (Pn) input or from the preceding stage. When the Select input is HIGH, the Pn inputs are enabled. A LOW signal on the S input enables the serial inputs for shift-right operations, as indicated in the Truth Table. State changes are initiated by HIGH-to-LOW transitions on the Clock Pulse (CP) input. Signals on the Pn, Ds and S inputs can change when the Clock is in either state, provided that the recommended set-up and hold times are observed. When the S input is LOW, a CP HIGH-LOW transition transfers data in Q0 to Q1, Q1 to Q2, and Q2 to Q3. A left-shift is accomplished by connecting the outputs back to the Pn inputs, but offset one place to the left, i.e., O3 to P2, O2 to P1 and O1 to P0, with P3 acting as the linking input from another package. When the OE input is HIGH, the output buffers are disabled and the Q0 Q3 outputs are in a high impedance condition. The shifting, parallel loading or resetting operations can still be accomplished, however.

Inputs @ tn Operating Mode Asynchronous Reset Shift, SET First Stage Shift, RESET First Stage Parallel Load
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial tn, n + 1 = time before and after CP HIGH-to-LOW transition NOTE: When OE is HIGH, outputs O0 O3 are in the high impedance state; however, this does not affect other operations or the Q3 output.
Outputs @ tn+1 Ds X H L X Pn X X X Pn O0 L H L P0 O1 L O0n O0n P1 O2 L O1n O1n P2 O3 L O2n O2n P3
MR L H H H
CP X
S X L L H

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter Min 4.75 0 Typ 5.0 25 Max 5.25 70 0.4 8.0 Unit V C mA mA
SN74LS395
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 2.7 0.65 3.5 0.25 VOL IOZH IOZL IIH IIL IOS Output LOW Voltage 0.35 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH ICC Total, Output LOW 34 mA 20 0.4 100 31 0.5 20 20 20 V A A A mA mA mA mA 0.4 Min 2.0 0.8 1.5 Typ Max Unit V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VO = 2.4 V VCC = MAX, VO = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX, OE = GND, CP = GND VCC = MAX, OE = 4.5 V, CP momentary 3.0 V then GND

Limits Symbol fMAX tPHL tPLH tPHL tPZH tPZL tPLZ tPHZ Parameter Maximum Input Clock Frequency Propagation Delay, Clear to Output Propagation Delay, Low to High Propagation Delay, High to Low Output Enable Time Output Disable Time Min 30 Typ 45 22 15 25 15 17 12 11 35 30 30 25 25 20 17 Max Unit MHz ns ns ns ns CL = 5.0 pF VCC = 5.0 V CL = 15 pF Test Conditions

Limits Symbol tW ts ts th Parameter Clock Pulse Width Setup Time, Mode Select Setup Time, All Others Data Hold Time Min 16 40 20 10 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
SN74LS395
AC WAVEFORMS The shaded areas indicate when the input is permitted to change for predictable output performance.
D * ts(L) CP OR MR Q 1.3 V tPHL 1.3 V 1/fmax tW tPLH CP 1.3 V th(L) ts(H) 1.3 V ts(L) th(L) ts(H) 1.3 V th(H) 1.3 V th(H) S
LOAD SERIAL DATA SHIFT RIGHT 1.3 V
LOAD PARALLEL DATA 1.3 V
*The Data Input is DS for S = LOW and Pn for S = HIGH.
Figure 1
Figure 2
VE
1.3 V tPZL
1.3 V tPLZ 1.3 V VOL 0.5 V
VE
1.3 V tPZH tPHZ
1.3V VOH 1.3 V 0.5 V
VOUT
1.3 V
VOUT
1.3 V
Figure 3
Figure 4
AC LOAD CIRCUIT
VCC RL SYMBOL SW1 tPZH tPZL TO OUTPUT UNDER TEST tPLZ tPHZ 5 k CL* SW2
SWITCH POSITIONS
Figure 5

The SN54 / 74LS398 and SN54 / 74LS399 are Quad 2-Port Registers. They are the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources). The selected data is transferred to the output register on the LOW-to-HIGH transition of the Clock input. The SN54/ 74LS398 features both Q and Q inputs, while the SN54 / 74LS399 has only Q outputs.
SN54/74LS398 SN54/74LS399

LOW POWER SCHOTTKY
Select From Two Data Sources Fully Positive Edge-Triggered Operation Both True and Complemented Outputs on SN54 / 74LS398 Input Clamp Diodes Limit High-Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC Qd 20 19 Qd 18 Iod 17 I1d 16 I1c 15 I0c 14 Qc 13 Qc 12 CP 11
16

1
SN54 / 74LS398
1
1 S
2 Qa
3 Qa
4 I0a
5 I1a
6 I1b
7 I0b
8 Qb
9 Qb
10 GND
16
VCC = PIN 20 GND = PIN 10 VCC 16 Qd 15 I0d 14 I1d 13 I1c 12 I0c 11 Qc 10 CP 9

16 1
SN54 / 74LS399
20

1
1 S
2 Qa
3 I0a
4 I1a
5 I1b
6 I0b
7 Qb
8 GND
VCC = PIN 16 GND = PIN 8 PIN NAMES LOADING (Note a) HIGH S CP I0a I0d I1a I0d Qa Qd Qa Qd Common Select Input Clock (Active HIGH Going Edge) Input Data Inputs From Source 0 Data Inputs From Source 1 Register True Outputs (Note b) Register Complementary Outputs (Note b) 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L. LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L.
20 1
20 1
SN54LSXXXJ SN74LSXXXN SN74LSXXXDW SN74LSXXXD Ceramic Plastic SOIC SOIC
SN54/74LS398 SN54/74LS399
FUNCTIONAL BLOCK DIAGRAM
IOA S IIA R IOB S IIB R IOC S IIC R IOD S IID R * SN54 / 74LS398 only * Q D QD * QC * Q B QC * Q A QB
QA
FUNCTIONAL DESCRIPTION The SN54 / 74LS398 and SN54 / 74LS399 are high-speed Quad 2-Port Registers. They select four bits of data from two sources (Ports) under the control of a common Select Input (S). The selected data is transferred to a 4-Bit Output Register synchronous with the LOW-to-HIGH transition of the Clock in-
put (CP). The 4-Bit RS type output register is fully edge-triggered. The Data inputs (I) and Select inputs (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The SN54 / 74LS398 has both Q and Q Outputs available.
FUNCTION TABLE
INPUTS S I I h h I0 I h X X I1 X X I h Q L H L H OUTPUTS Q* H L H L
*SN54 / 74LS398 only I = LOW Voltage Level one setup time pior to the LOW-to-HIGH clock transition h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition L = LOW Voltage Level H = HIGH Voltage Level X = Immaterial
SN54/74LS398 SN54/74LS399


Limits Symbol tPLH tPHL Parameter Propagation Delay, Clock to Output Q Min Typ 18 21 Max 27 32 Unit ns Test Conditions VCC = 5.0 V CL = 15 pF
SN54/74LS398 SN54/74LS399
Limits Symbol tW ts ts th Parameter Clock Pulse Width Data Setup Time Select Setup Time Hold Time, Any Input Min 20 25 45 0 Typ Max Unit ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
DEFINITIONS OF TERMS SETUP TIME(ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs. HOLD TIME(th) is defined as the minimum time following
the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative Hold Time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.
AC WAVEFORMS
I0 I1 * ts(L) CP 1.3 V
1.3 V th(L) ts(H) tW(H)
1.3 V th(H)
S* ts(L) 1.3 V CP
1.3 V th(L) = 0 1.3 V ts(H)
1.3 V th(H) = 0 1.3 V
tW(L) tPHL Q 1.3 V tPLH 1.3 V
Q or Q
1.3 V
Q = I0
1.3 V
Q = I1
Figure 1
Figure 2
CP
1.3 V tPHL
1.3 V
1.3 V
1.3 V
tPLH
1.3 V
tPLH
1.3 V tPHL
Figure 3
SN54/74LS490 DUAL DECADE COUNTER

The SN54 / 74LS490 contains a pair of high-speed 4-stage ripple counters. Each half of the SN54 / 74LS490 has individual Clock, Master Reset and Master Set (Preset 9) inputs. Each section counts in the 8, 4, 2, 1 BCD code.
Dual Version of SN54 / 74LS490 Individual Asynchronous Clear and Preset to 9 for Each Counter Count Frequency Typically 65 MHz Input Clamp Diodes Limit High-Speed Termination Effects
DUAL DECADE COUNTER

LOW POWER SCHOTTKY

VCC 16 CPb 15 MRb 14 Q0b 13 MSb 12 Q1b 11 Q2b 10 Q3b 9
16 1
1 CPa
2 MRa
3 Q0a
4 MSa
5 Q1a
6 Q2a
8 7 Q3a GND
16 1
PIN NAMES
16 1
MS MR CP Q0 Q3
Master Set (Set to 9) Input Master Reset Clock Input (Active LOW Going Edge) Counter Outputs (Note b)
0.5 U.L. 0.5 U.L. 1.5 U.L. 10 U.L.
LOGIC DIAGRAM (ONE HALF SHOWN)

MS 4 12
TRUTH TABLE
OUTPUTS COUNT 0 1 2 Q3 L L L L L L L L H H Q2 L L L L H H H H L L Q1 L L H H L L H H L L Q0 L H L H L H L H L H
CP
1 15 K CD 2 J SD Q K CD J Q K CD J Q K CP J SD CD Q
3 4 5 6 7 8 9
MR
14
3 Q0 13
5 Q1 11
6 Q2 10
7 Q3 9
SN54 / 74LS490

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Input HIGH Current 0.1 MS, MR IIL IOS ICC Input LOW Current Clock Short Circuit Current (Note 1) Power Supply Current 20 1.6 100 26 mA mA 0.4 mA VCC = MAX, VIN = 0 4 V MAX 0.4 VCC = MAX VCC = MAX 0.35 0.5 20 IIH V A mA 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits Symbol tW ts Parameter Any Pulse Width MR or MS to Setup Time Min 20 25 Typ Max Unit ns ns VCC = 5 0 V 5.0 Test Conditions
SN54/74LS490
Limits Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, CP to Q0 Propagation Delay, CP to Q1 or Q3 Propagation Delay, CP to Q2 Propagation Delay, MR to Output Propagation Delay, MS to Output Min 25 Typ 35 12 13 24 26 32 36 24 24 20 20 20 39 39 54 54 39 39 36 Max Unit MHz ns ns ns ns ns Figure 1 Figure 1 Figure 3 Figure 2 Figure 2 Figure 2 VCC = 5.0 V, CL = 15 pF Test Conditions
AC WAVEFORMS
*CP
1.3 V tPHL tW 1.3 V
1.3 V tPLH 1.3 V
Figure 1
MR & MS
1.3 V tW
1.3 V trec 1.3 V
CP tPHL Q 1.3 V
Figure 2
MS
1.3 V tW
1.3 V trec 1.3 V
CP tPLH QO, Q3 1.3 V
Figure 3
*The number of Clock Pulses required between the tPHL and tPLH measurements can be determined from the Truth Table.

The SN54 / 74LS540 and SN54 / 74LS541 are octal buffers and line drivers with the same functions as the LS240 and LS241, but with pinouts on the opposite side of the package. These device types are designed to be used as memory address drivers, clock drivers and bus-oriented transmitters / receivers. These devices are especially useful as output ports for the microprocessors, allowing ease of layout and greater PC board density.
SN54/74LS540 SN54/74LS541
OCTAL BUFFER / LINE DRIVER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY
Hysteresis at Inputs to Improve Noise Margin PNP Inputs Reduce Loading 3-State Outputs Drive Bus Lines Inputs and Outputs Opposite Side of Package, Allowing Easier Interface to Microprocessors Input Clamp Diodes Limit High-Speed Termination Effects LOGIC AND CONNECTION DIAGRAMS DIP (TOP VIEW)
VCC 20 19
20 1
SN54 / 74LS540
18 17 16 15 14 13 12 11
20 1
10 GND
20 1
VCC 20 19
SN54 / 74LS541
18 17 16 15 14 13 12 11
SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXDW SOIC 1 2 3 4 5 6 7 8 9 10 GND

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 54 74 54 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 12 15 12 24 Unit V C mA mA
SN54/74LS540 SN54/74LS541
BLOCK DIAGRAM LS540
(1) E1 (19) E2 (2) (18) (1) E1 (19) E2 (2) (18)
LS541
INPUTS E1 Y1 L H X L E2 L X H L D H X X L
OUTPUTS LS540 L Z Z H LS541 H Z Z L
D1 D2 D3 D4 D5 D6 D7 D8
Y1
D1 D2 D3 D4 D5 D6 D7 D8
(3) (4) (5) (6) (7) (8) (9)
(17) (16) (15) (14) (13)
Y2 Y3 Y4 Y5 Y6
(3) (4) (5) (6) (7) (8) (9)
(17) (16) (15) (14) (13)
Y2 Y3 Y4 Y5 Y6
L = LOW Voltage Level H = HIGH Voltage Level X = Immaterial Z = High Impedance
(12) Y7 (11) Y8
(12) Y7 (11) Y8

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 54, 74 54, 74 VOL VT+VT IOZH IOZL IIH IIL IOS Output LOW Voltage 74 Hysteresis Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current Short Circuit Current (Note 1) Power Supply Current Total, Output HIGH LS540 LS541 ICC LS540 Total, Total Output LOW LS541 LS540 LS541 40 0.2 225 25 32 45 52 52 55 0.2 0.35 0.4 20 20 20 0.5 V V A A A mA mA mA mA mA mA mA mA mA VCC = MAX 2.0 0.25 0.4 V V 2.4 0.65 3.4 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 3.0 mA VCC = MIN, IOH = MAX, VIL = 0.5 V IOL = 12 mA IOL = 24 mA VCC = MIN VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = VCC MIN, VIN = VIL or VIH per Truth Table
Total Out ut 3-State Output
SN54/74LS540 SN54/74LS541
Limits Symbol tPLH tPLH tPHL tPHL tPZH Output Enable Time to HIGH Level Output Enable Time to LOW Level Output Disable Time to HIGH Level Output Disable Time to LOW Level Propagation Delay, g y Data to Output Parameter LS540 LS541 LS540 LS541 LS540 LS541 LS540 LS541 LS540 LS541 LS540 LS541 Min Typ 9.0 12 12 12 15 15 20 20 10 10 15 15 Max 15 15 ns 15 18 25 ns 32 38 ns 38 18 ns 18 25 ns 29 CL = 5 0 pF 5.0 VCC = 5.0 V CL = 45 pF F RL = 667 Unit Test Conditions
tPZL
tPHZ
tPLZ
AC WAVEFORMS
VCC VIN 1.3 V tPLH VOUT 1.3 V 1.3 V tPHL 1.3 V SW1 RL
Figure 1
TO OUTPUT UNDER TEST VIN 1.3 V tPLH VOUT 1.3 V 1.3 V tPHL 1.3 V CL* 5 k SW2
Figure 2
VE VE VOUT
1.5 V tPZL 1.5 V
1.5 V tPLZ 1.5 V VOL 0.5 V SYMBOL tPZH
SWITCH POSITIONS
Figure 3
tPZL tPLZ tPHZ
Figure 4
Figure 5
SN54/74LS569A FOUR-BIT UP/DOWN COUNTER WITH THREE-STATE OUTPUTS

The SN54 / 74LS569A is designed as programmable up/down BCD and Binary counters respectively. These devices have 3-state outputs for use in bus organized systems. With the exception of output enable (OE) and asynchronous clear (ACLR), all functions occur on the positive edge of the clock pulse (CP). When the LOAD input is LOW, the outputs will be programmed by the parallel data inputs (A, B, C, D) on the next clock edge. Enabling of the counters occurs only when CEP and CET are LOW and LOAD is HIGH. Direction of the count is controlled by the up-down input (U/D), HIGH counts up and LOW counts down. High-speed counting and cascading is implemented by internal look-ahead carry logic and an active LOW ripple carry output (RCO). On the LS569A, the RCO is LOW at binary 15 during up-count and during down-count it is also LOW at binary 0. During normal cascading operation RCO connected to the succeeding block at CET is the only requisite. When counting and when RCO is LOW, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse. Two active LOW reset lines are provided, a master reset asynchronous clear (ACLR) and a synchronous clear (SCLR). When in a HIGH state, the output control (OE) input forces the counter output into a HIGH impedance state and when LOW, the counter outputs are enabled.
FOUR-BIT UP / DOWN COUNTER WITH THREE-STATE OUTPUTS

LOW POWER SCHOTTKY
20 1
20 1
ESD > 3500 Volts

20

1
VCC RCO CCO OE 20 19 18 17
YA 16
YB 15
YC 14
YD CET LOAD 11 13 12 VCC = PIN 20 GND = PIN 10
Note: Pin 1 is marked for orientation.
1 U/D
2 CP
3 A
4 B
5 C
6 D
8 9 10 7 CEP ACLR SCLR GND

Symbol VCC TA IOH IOH IOL IOL Supply Voltage Operating Ambient Temperature Range Output Current High Except RCO, CCO Output Current High RCO, CCO Output Current Low Except RCO, CCO Output Current Low, RCO, CCO Parameter 54 74 54 74 54 74 54, 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 1.0 2.6 0.44 12 24 4.0 8.0 Unit V C mA mA mA mA
SN54/74LS569A
FUNCTION TABLE
INPUTS CP X X X X D C B A X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X LOAD H H H H X X X X X X L X X X X X X X X X CET L L H L L L H L L H X H L L H X L L H X CEP L L X H L H X L H X X X L H X X L H X X U/D H L X X H H H L L L X H L L L H L L L X ACLR H H H H H H H H H H H H H H H L L L L X SCLR H H H H H H H H H H H L L L L X X X X X OE L L L L L L L L L L L L L L L L L L L H RCO A/R A/R H A/R L L H L L H H H L L H H L L H X CCO A/R A/R H H H H H H H H H H H H H X OUTPUTS YD YC YB YA Count Up Count Down Count Inhibit Count Inhibit Overflow Overflow Overflow Inhibit Underflow Underflow Underflow Inhibit Load Example Clear (Synchronous) Clear (Synchronous) Clear (Synchronous) Clear (Synchronous) Asynchronous Clear Asynchronous Clear Asynchronous Clear Asynchronous Clear Output Disabled
(QT CP) + 1 (QT CP) 1 NC NC NC NC NC NC NC NC H H H L L L L L L L L L L L L H H H L L L H L L L L L L L L Hi-Z H H H L L L L L L L L L L L L H H H L L L H L L L L L L L L
L H L H X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X
(QT CP) = Output state prior to clock edge NC = No change
A/R = Assumes required output state; High except during Overflow and Underflow
X = Dont care
LOGIC DIAGRAM
* D R CP Q A * YA Q OE ACLR
YB
YC
SCLR LOAD
YD
CEP CET CP U/D
RCO CCO
SN54/74LS569A
DEFINITION OF FUNCTIONAL TERMS A, B, C, D CEP The four programmable data inputs. Count Enable Parallel. Can be used to enable and inhibit counting in high speed cascaded operation. CEP must be LOW to count. Count Enable Trickle. Enables the ripple carry output for cascaded operation. Must be LOW to count. Clock Pulse. All synchronous functions occur on the LOW-to-HIGH transition of the clock. Enables parallel load of counter outputs from data inputs on the next clock edge. Must be HIGH to count. Up/Down Count Control. HIGH counts up and LOW counts down. ACLR Asynchronous Clear. Master reset of counters to zero when ACLR is LOW, independent of the clock. Synchronous clear of counters to zero on the next clock edge when SCLR is LOW. A HIGH on the output control sets the four counter outputs in the high impedance, and a LOW, enables the output.
SCLR OE
CET
CP
YA, YB, YC, YD The four counter outputs. RCO Ripple Carry Output. Output will be LOW on the maximum count on up-count. Upon down-count, RCO is LOW at 0000. Clock Carry Output. While counting and RCO is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.
LOAD
CCO
U/D
LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS

DRIVING OUTPUT VCC IOH IOH IIL DRIVING OUTPUT DRIVEN INPUT
IOL
IOL IIH
Note: Actual current flow direction shown
SN54/74LS569A
Limits Symbol VIH VIL VIK Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Voltage VOH RCO, CCO YA YD 54 74 54 74 54, 74 VOL IOZH IOZL IIH Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Others IIL Input LOW Current CET Short Circuit Current (Note 1) RCO, CCO Others 20 30 0.8 100 130 43 mA mA mA mA VCC = MAX VCC = MAX 0.4 0.35 0.5 20 20 20 V A A A mA mA VCC = MAX, VIN = 0 4 V MAX 0.4 2.4 2.4 2.5 2.7 0.65 3.4 3.1 3.5 3.5 0.25 0.4 0.8 1.5 V V V V V V IOL = IOL MAX VCC = VCC MIN, VIN = VIL or VIH per Truth Table VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA
VCC = MAX, VO = 2.7 V VCC = MAX, VO = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V
IOS ICC
Power Supply Current, 3-State

Limits Symbol Parameter Min Typ Max Unit Test Conditions
fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ
Maximum Toggle Frequency Propagation Delay Clock to Q Propagation Delay CET to RCO Propagation Delay U/D to RCO Propagation Delay Clock to RCO Propagation Delay CET to CCO Propagation Delay CEP to CCO Propagation Delay Clock to CCO Propagation Delay ACLR to Q Output Enable Time Output Disable Time
35 15 20 14 15 20 24 20 25 16 28 16 26 15 17 22 32 15 20 20 27
MHz ns ns ns ns ns ns ns ns ns ns CL = 5.0 pF VCC = 5.0 V CL = 45 pF RL = 667
SN54/74LS569A
Limits Symbol tW ts ts ts ts ts th trec Parameter Clock Pulse Width (Low) Setup Time, A, B, C, D Setup Time, SCLR Setup Time, LOAD Setup Time, U/D Setup Time, CET, CEP Hold Time, Any Inputs ACLR Min 20 20 20 25 30 20 0 15 Typ Max Unit ns ns ns ns ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
MICROPROGRAMMABLE DUAL-EVENT 8-BIT COUNTERS

LOAD1 U/D1 COUNT1 ACLR1 OE1 LOAD2 U/D2 COUNT2 ACLR2 OE2
CP AD ACLR OE U/D LOAD CET CEP YAD RCO LS569A
CP AD ACLR OE U/D LOAD CET CEP YAD LS569A
CP AD ACLR U/D OE LOAD CET CEP YAD RCO LS569A
CP AD ACLR OE U/D LOAD CET CEP YAD LS569A
4 8BIT BUS
SN54/74LS623 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUT

The SN54 / 74LS623 series is an octal bus transceiver designed for asynchronous two-way communication between data buses. Control function implementation allows maximum timing flexibility. Enable inputs may be used to disable the device so that buses are effectively isolated. Depending on the Logic Levels at the enable inputs, Data transmission is allowed from the A bus to the B bus or from the B bus to the A bus. The dual-enable configuration gives the LS623 the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled all other data sources to the two sets of bus lines (16 in all) will remain at their last states.
OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUT

LOW POWER SCHOTTKY
20

1

ENABLE VCC GBA B1 20 19 18 B2 17 B3 16 B4 15 B5 14 B6 13 B7 12 B8 11
20

1
20

1
1 2 ENABLE A1 GAB
3 A2
4 A3
5 A4
6 A5
7 A6
8 A7
9 A8
10 GND
BLOCK DIAGRAM 1/4 LS623

GBA GAB
A1
B1
FUNCTION TABLE
A2 B2 ENABLE INPUTS GBA L H TO OTHER SIX TRANSCEIVERS H L GAB L H L H OPERATION LS623 B data to A bus A data to B bus Isolation B data to A bus, A data to B bus
H = HIGH Level, L = LOW Level, X = Irrelevant
SN54/74LS623

Limits Symbol VIH VIL VT+VT VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Hysteresis Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 54, 74 54, 74 VOL IOZH IOZL Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW A, or B, GBA or GAB IIH I t t Input HIGH C Current GAB or GAB A or B IIL IOS Input LOW Current Short Circuit Current (Note 1) Power Supply Current Total Output HIGH ICC Total Output LOW Total at HIGH Z
Min 2.0
Typ
Max
Unit V
Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 3.0 mA VCC = MIN, IOH = MAX IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
0.5 V 0.6 0.2 0.4 0.65 2.4 2.0 0.25 0.35 0.4 0.5 20 400 20 0.1 0.1 0.4 40 225 70 90 95 A mA 3.4 1.5 V V V V V V A A A mA mA mA mA
VCC = MAX
SN54/74LS623
Limits Symbol tPLH tPHL tPLH tPHL tPZL tPZH tPZL tPZH tPLZ tPHZ tPLZ tPHZ Parameter Propagation Delay A to B Propagation Delay B to A Output Enable Time GBA to A Output Enable Time GAB to B Output Disable Time GBA to A Output Disable Time GAB to B Min Typ 8.0 11 8.0 11 31 26 31 26 15 15 15 15 Max 15 15 15 15 40 40 40 40 25 25 25 25 Unit ns ns ns ns ns CL = 5 0 pF 5.0 ns CL = 45 pF, RL = 667 Test Conditions
OCTAL BUS TRANSCEIVERS

These octal bus transceivers are designed for asynchronous two-way communication between data buses. Control function implementation minimizes external timing requirements. These circuits allow data transmission from the A bus to B or from the B bus to A bus depending upon the logic level of the direction control (DIR) input. Enable input (G) can disable the device so that the buses are effectively isolated.
DEVICE LS640 LS641 LS642 LS645 OUTPUT 3-State Open-Collector Open-Collector 3-State LOGIC Inverting True Inverting True
SN54/74LS640 SN54/74LS641 SN54/74LS642 SN54/74LS645

OCTAL BUS TRANSCEIVERS
LOW POWER SCHOTTKY
FUNCTION TABLE
CONTROL INPUTS G L L H DIR L H X LS640 LS642 B data to A bus A data to B bus Isolation OPERATION LS641 LS645 B data to A bus A data to B bus Isolation
20 1
20 1
H = HIGH Level, L = LOW Level, X = Irrelevant 20 1
CONNECTION DIAGRAMS DIP (TOP VIEW)

ENABLE B1 VCC G 20 19 18 B2 17 B3 16 B4 15 B5 14 B6 13 B7 12 B8 11 ENABLE B1 VCC G 20 19 18 B2 17 B3 16 B4 15 B5 14 B6 13 B7 12 B8 11
1 DIR
2 A1
3 A2
4 A3
5 A4
6 A5
7 A6
8 A7
9 A8
10 GND
1 DIR
2 A1
3 A2
4 A3
5 A4
6 A5
7 A6
8 A7
9 A8
10 GND
SN54 / 74LS640 SN54 / 74LS642
SN54 / 74LS641 SN54 / 74LS645
SN54/74LS640 SN54/74LS645

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54, 74 54, 74 54, 74 VOL IOZH IOZL IIH IIL IOS Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW A or B, DIR or G Input HIGH Current Input LOW Current Output Short Circuit Current (Note 1) Power Supply Current Total Output HIGH ICC Total, Output LOW Total at HIGH Z
Min 2.0 54 74
Typ
Max
Unit V
Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = 3.0 mA VCC = MIN, IOH = MAX IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
0.5 0.6 0.65 2.4 2.0 0.25 0.35 0.4 0.5 20 400 20 0.1 0.1 0.4 40 225 70 90 95 3.4 1.5
V V V V V V A A A mA mA mA mA
DIR or G A or B
A mA
VCC = MAX

Limits LS640 Symbol tPLH tPHL tPLH tPHL tPZL tPZH tPZL tPZH tPLZ tPHZ tPLZ tPHZ Parameter Propagation Delay A to B Propagation Delay B to A Output Enable Time G, DIR to A Output Enable Time G, DIR to B Output Disable Time G, DIR to A Output Disable Time G, DIR to B Min Typ 6.0 8.0 6.0 8.0 31 23 31 23 15 15 15 15 Max 10 15 10 15 40 40 40 40 25 25 25 25 Min LS645 Typ 8.0 11 8.0 11 31 26 31 26 15 15 15 15 Max 15 15 15 15 40 40 40 40 25 25 25 25 Unit ns ns ns ns ns CL = 5 0 pF 5.0 ns Test Conditions
CL = 45 pF, , RL = 667
SN54/74LS641 SN54/74LS642
Symbol VCC TA VOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 5.5 12 24 Unit V C V mA

Limits Symbol VIH VIL VIK IOH VOL Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Current Output LOW Voltage 74 Input HIGH Current 0.1 Input LOW Current Power Supply Current Total, Output HIGH ICC Total, Output LOW Total at HIGH Z 0.4 70 90 95 mA A VCC = MAX 0.35 0.5 20 IIH IIL V A mA mA 54, 74 54, 74 0.25 0.65 0.6 1.5 100 0.4 V A V Min 2.0 0.5 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, VOH = MAX IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

Limits LS641 Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, A to B Propagation Delay, B to A Propagation Delay, G, DIR to A Propagation Delay, G, DIR to B Min Typ 17 16 17 16 23 34 25 37 Max 25 25 25 25 40 50 40 50 Min LS642 Typ 19 14 19 14 26 43 28 39 Max 25 25 25 25 40 60 40 60 Unit ns ns ns ns CL = 45 pF, RL = 667 Test Conditions
SYNCHRONOUS 4-BIT UP/DOWN COUNTER

The SN54 / 74LS669 is a synchronous 4-bit up/down counter. The LS669 is a 4-bit binary counter. For high speed counting applications, this presettable counter features an internal carry lookahead for cascading purposes. By clocking all flip-flops simultaneously so the outputs change coincident with each other (when instructed to do so by the count enable inputs and internal gating) synchronous operation is provided. This helps to eliminate output counting spikes, normally associated with asynchronous (ripple-clock) counters. The four master-slave flip-flops are triggered on the rising (positive-going) edge of the clock waveform by a buffered clock input. Circuitry of the load inputs allows loading with the carry-enable output of the cascaded counters. Because loading is synchronous, disabling of the counter by setting up a low level on the load input will cause the outputs to agree with the data inputs after the next clock pulse. Cascading counters for N-bit synchronous applications are provided by the carry look-ahead circuitry, without additional gating. Two count-enable inputs and a carry output help accomplish this function. Count-enable inputs (P and T) must both be low to count. The level of the up-down input determines the direction of the count. When the input level is low, the counter counts down, and when the input is high, the count is up. Input T is fed forward to enable the carry output. The carry output will now produce a low level output pulse with a duration equal to the high portion of the QA output when counting up and when counting down equal to the low portion of the QA output. This low level carry pulse may be utilized to enable successive cascaded stages. Regardless of the level of the clock input, transitions at the P or T inputs are allowed. By diode-clamping all inputs, transmission line effects are minimized which allows simplification of system design. Any changes at control inputs (ENABLE P, ENABLE T, LOAD, UP/ DOWN) will have no effect on the operating mode until clocking occurs because of the fully independant clock circuits. Whether enabled, disabled, loading or counting, the function of the counter is dictated entirely by the conditions meeting the stable setup and hold times.
SN54/74LS669
SYNCHRONOUS 4-BIT UP/DOWN COUNTER

LOW POWER SCHOTTKY

16 1
16 1
16 1
Programmable Look-Ahead Up/ Down Binary/ Decade Counters Fully Synchronous Operation for Counting and Programming Internal Look-Ahead for Fast Counting Carry Output for n-Bit Cascading Fully Independent Clock Circuit Buffered Outputs CONNECTION DIAGRAM (TOP VIEW)
RIPPLE CARRY VCC OUTPUT QA 16 15 14 RIPPLE QA CARRY OUTPUT UP/DOWN CK 1 U/D 2 CK A 3 A OUTPUTS QB 13 QB QC 12 QC QD 11 ENABLE T LOAD 10 9
B 4 B
C 5 C
QD ENABLE T LOAD ENABLE D P 8 6 7 D ENABLE GND P
DATA INPUTS
SN54/74LS669
LOGIC DIAGRAM
(3) DATA P0 (9) LOAD (4) DATA P1 (5) DATA P2 (6) DATA P3
(7) ENP (10) ENT (1) U/D
RCO (15) (RIPPLE CARRY OUTPUT)
(2)
CP CP D CP D CP D CP D
QA (14)
QB (13)
QC (12)
QD (11)

SN54/74LS669

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 Others Enable T IIH Input HIGH Current Others Enable T Others IIL IOS ICC Input LOW Current Enable T Short Circuit Current (Note 1) Power Supply Current 20 0.8 100 34 mA mA mA 0.1 0.2 0.4 0.35 0.5 20 40 V A A mA mA mA VCC = MAX, VIN = 0 4 V MAX 0.4 VCC = MAX VCC = MAX VCC = MAX, VIN = 7 0 V MAX 7.0 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VIN = 2 7 V MAX 2.7

Limits Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock to RCO Propagation Delay, Clock to Any Q Enable to RCO U/D to RCO Min 25 Typ 32 26 40 18 18 11 29 22 26 40 60 27 27 17 45 35 40 Max Unit MHz ns ns ns ns Test Conditions
CL = 15 pF

Limits Symbol tW ts ts ts ts th Parameter Clock Pulse Width Data Setup Time Enable Setup Time Load Setup Time U/D Setup Time Hold Time, Any Input Min 20 20 35 25 30 0 Typ Max Unit ns ns ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
SN54/74LS669
PARAMETER MEASUREMENT INFORMATION
tw(clock) CLOCK INPUT 1.3 V ts LOAD INPUT 1.3 V ts DATA INPUTS A,B,C, and D 1.3 V th 3V 1.3 V 0V ts ENABLE P or ENABLE T 1.3 V ts UP/DOWN INPUT 1.3 V ts 1.3 V th 1.3 V 3V th 1.3 V 3V 1.3 V 0V th 0V tw(clock) 3V 1.3 V 1.3 V ts th 1.3 V 0V 3V 1.3 V 1.3 V 0V
VOLTAGE WAVEFORMS
3V ENABLE T INPUT 1.3 V tPHL RIPPLE CARRY OUTPUT 1.3 V 1.3 V 0V tPLH VOL 1.3 V VOH
SN54/74LS670 4 x 4 REGISTER FILE WITH 3-STATE OUTPUTS

The TTL / MSI SN54 / 74LS670 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation. The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length. The SN54 / 74LS170 provides a similar function to this device but it features open-collector outputs.
4 x 4 REGISTER FILE WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY
Simultaneous Read / Write Operation Expandable to 512 Words by n-Bits Typical Access Time to 20 ns 3-State Outputs for Expansion Typical Power Dissipation of 125 mW

16 1

VCC 16 D1 15 WA 14 WB 13 EW 12 ER 11 Q1 10 Q2 9
16 1
1 D2
2 D3
3 D4
4 RB
5 RA
6 Q4
7 Q3
8 GND
PIN NAMES LOADING (Note a) HIGH D1 D 4 WA, WB EW RA, RB ER Q1 Q4 Data Inputs Write Address Inputs Write Enable (Active LOW) Input Read Address Inputs Read Enable (Active LOW) Input Outputs (Note b) 0.5 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 1.5 U.L. 65 (25) U.L. LOW 0.25 U.L. 0.25 U.L. 0.5 U.L. 0.25 U.L. 0.75 U.L. 15 (7.5) U.L. SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
12 14 13 5 4 15 1 2 3
NOTES: a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.
WA EW D1 D2 D3 D4 WB RA RB ER Q1 Q2 Q3 Q4 11 10 9 7 VCC = PIN 16 GND = PIN 8 6
SN54/74LS670
LOGIC DIAGRAM
D4
12 3
D3
2
D2
1
D1
15
EW
13
WB
14
WA WORD 0 G Q D G Q D G Q D G Q D
G Q
G Q
G Q
G Q
WORD 1
WORD 2 G Q D G Q D G Q D G Q D
WORD 3 G Q
4
G Q
G Q
G Q
RB
11
ER
RA
10
Q4
Q3
Q2
Q1
SN54/74LS670

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL IOZH IOZL Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current D, R, W EW ER D, R, W EW ER Input LOW Current D, R, W EW ER Short Circuit Current (Note 1) Power Supply Current 30 0.35 0.5 20 20 20 40 60 0.1 0.2 0.3 0.4 0.8 1.2 130 50 V A A A 2.4 3.1 0.25 0.4 V V 2.4 0.65 3.4 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VO = 2.7 V VCC = MAX, VO = 0.4 V
IIH
mA
IIL
mA
IOS ICC
mA mA
VCC = MAX VCC = MAX
SN54/74LS670
Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPLZ tPHZ Parameter Propagation Delay, RA or RB to Output Propagation Delay, EW to Output Propagation Delay, Data to Output Output Enable Time Output Disable Time Min Typ 23 25 26 28 25 23 15 22 16 30 Max 40 45 45 50 45 40 35 40 35 50 Unit ns ns ns ns ns CL = 5.0 pF VCC = 5.0 V, CL = 45 pF Test Conditions

Limits Symbol tW ts ts th th trec Pulse Width Setup Time, (D) Setup Time, (W) Hold Time, (D) Hold Time, (W) Recovery Time Parameter Min 25 10 15 15 5.0 25 Typ Max Unit ns ns ns ns ns ns VCC = 5 0 V 5.0 Test Conditions
AC WAVEFORMS
D, EW
1.3 V tPHL
1.3 V tPLH 1.3 V 1.3 V
RA, RB
1.3 V tPHL
1.3 V tPLH 1.3 V 1.3 V
Figure 1
Figure 2
WA, WB
1.3 V ts
1.3 V th 1.3 V 1.3 V ts th 1.3 V
D tW EW 1.3 V
Figure 3
8-BIT MAGNITUDE COMPARATORS

The SN54 / 74LS682, 684, 688 are 8-bit magnitude comparators. These device types are designed to perform comparisons between two eight-bit binary or BCD words. All device types provide P = Q outputs and the LS682 and LS684 have P>Q outputs also. The LS682, LS684 and LS688 are totem pole devices. The LS682 has a 20 k pullup resistor on the Q inputs for analog or switch data. CONNECTION DIAGRAMS (TOP VIEW)
SN54/74LS682 SN54/74LS684 SN54/74LS688
8-BIT MAGNITUDE COMPARATORS

LOW POWER SCHOTTKY
VCC P=Q 20 19
Q7 18
P7 17
Q6 16
P6 15
Q5 14
P5 13
Q4 12
P4 11
20 1
SN54/74LS682/684
1
1 P>Q
2 P0
3 Q0
4 P1
5 Q1
6 P2
7 Q2
8 P3
9 Q3
10 GND
20
VCC P=Q 20 19
Q7 18
P7 17
Q6 16
P6 15
Q5 14
P5 13
Q4 12
P4 11
20 1
SN54/74LS688
1 G
2 P0
3 Q0
4 P1
5 Q1
6 P2
7 Q2
8 P3
9 Q3
10 GND
FUNCTION TABLE
INPUTS TYPE LS682 LS684 LS688 P=Q yes yes yes P>Q yes yes no OUTPUT ENABLE no no yes OUTPUT CONFIGURATION totem-pole totem-pole totem-pole DATA PULLUP yes no no P, Q P=Q P>Q P<Q X ENABLES G, GT L L L H G2 L L L H P=Q L H H H P>Q H L H H OUTPUTS
H = HIGH Level, L = LOW Level, X = Irrelevant
SN54/74LS682 SN54/74LS684 SN54/74LS688


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 0.35 0.5 20 IIH Input HIGH Current LS628-Q Inputs Others LS682-Q Inputs IIL IOS Input LOW Current Others Short Circuit Current (Note 1) LS682 ICC Power Supply P S l Current LS684 LS688 30 0.2 130 70 65 65 mA mA mA mA mA VCC = MAX 0.1 0.1 0.4 V A mA mA mA VCC = MAX, VIN = 0 4 V MAX 0.4 VCC = MAX 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA IOL = 24 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
SN54/74LS682 SN54/74LS684 SN54/74LS688

LOGIC DIAGRAMS
P7 Q7 P6 Q6 P5 Q5 P4 Q4 P3 Q3 P2 Q2 P1 Q1 P0 Q0
(17) (18) (15) (16) (13) (14) (11) (12) (8) (9) (6) (7) (4) (5) (2) (3) (19)
P7 Q7 P6 Q6 P5 Q5 P4 Q4 P3 Q3 P2 Q2 P1
(1)
(17) (18) (15) (16) (13) (14) (11) (12) (8) (9) (6) (7) (4) (5) (2) (3)
(19)
P=Q
P=Q
Q1 P0 Q0
P>Q
(1)
SN54 / 74LS682 thru LS684
SN54 / 74LS688
SN54/74LS682SN54/74LS684SN54/74LS688
AC CHARACTERISTICS (TA = 25C) SN54/74LS682
Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, P to P = Q Propagation Delay, Q to P = Q Propagation Delay, P to P > Q Propagation Delay, Q to P > Q Min Typ 13 15 14 15 20 15 21 19 Max 25 25 25 25 30 30 30 30 Unit ns ns ns ns Test Conditions
VCC = 5.0 V CL = 45 pF F RL = 667
SN54/74LS684
Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, P to P = Q Propagation Delay, Q to P = Q Propagation Delay, P to P > Q Propagation Delay, Q to P > Q Min Typ 15 17 16 15 22 17 24 20 Max 25 25 25 25 30 30 30 30 Unit ns ns ns ns Test Conditions
VCC = 5.0 V F CL = 45 pF RL = 667
SN54/74LS688
Limits Symbol tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay, P to P = Q Propagation Delay, Q to P = Q Propagation Delay, G , G1 to P = Q Min Typ 12 17 12 17 12 13 Max 18 23 18 23 18 20 Unit ns ns ns VCC = 5.0 V CL = 45 pF RL = 667 Test Conditions
TRI-STATE OCTAL BUFFERS

The SN54 / 74LS795 thru SN54 / 74LS798 device types provide a second source for the 71 / 81LS95 thru 71 / 81LS98 series. These devices are octal low power Schottky versions of the 70/8095 thru 70/8098 3-STATE Hex Buffers. The LS795 and LS797 are noninverting and the LS796 and LS798 are inverting functions. On each buffer, one of the two inputs is used as a control line to gate the output into the high impedance state, while the other input passes the data through the buffer. On the LS795 and LS796 access is through a 2-input NOR gate, with all eight 3-STATE enable lines common. On the LS797 and LS798, four buffers are enabled from one common line and the other four buffers from another common line. On all device types the 3-STATE condition is achieved by applying a high logic level to the enable pins. TRUTH TABLES LS795
INPUTS G1 H X L L G2 X H L L A X X H L OUTPUT Y Z Z H L
TRI-STATE OCTAL BUFFERS

LOW POWER SCHOTTKY
LS796
INPUTS G1 H X L L G2 X H L L A X X H L OUTPUT Y Z Z L H
20 1
20 1
LS797
INPUTS G H L L A X H L OUTPUT Y Z H L
LS798
INPUTS G H L L A X H L OUTPUT Y Z L H
20 1

Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 54 74 54 74 54 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 2.6 5.0 8.0 16 Unit V C mA mA

LOGIC DIAGRAMS
VCC G2 A8 Y8 A7 Y7 A6 Y6 A5 Y5 20 19 18 17 16 15 14 13 12 11
VCC G2 A8 Y8 A7 Y7 A6 Y6 A5 Y5 20 19 18 17 16 15 14 13 12 11
1 2 3 G1 A1 Y1
4 A2
5 6 7 8 9 10 Y2 A3 Y3 A4 Y4 GND
1 2 3 4 5 6 7 8 9 10 G1 A1 Y1 A2 Y2 A3 Y3 A4 Y4 GND
SN54/74LS795
SN54/74LS796
VCC G2 A8 Y8 A7 Y7 A6 Y6 A5 Y5 20 19 18 17 16 15 14 13 12 11
VCC G2 A8 Y8 A7 Y7 A6 Y6 A5 Y5 20 19 18 17 16 15 14 13 12 11
1 2 3 G1 A1 Y1
4 A2
5 6 7 8 9 10 Y2 A3 Y3 A4 Y4 GND
1 2 3 4 5 6 7 8 9 10 G1 A1 Y1 A2 Y2 A3 Y3 A4 Y4 GND
SN54/74LS797
SN54/74LS798
SN54/74LS795 THRU SN54/74LS798

Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL IOZH IOZL IIH Output LOW Voltage 74 Output Off Current HIGH Output Off Current LOW Input HIGH Current 0.1 Input LOW Current A Input, Both G at 0.4 V G Input A Input, Both G at 2.0 V IOS ICC Short Circuit Current (Note 1) Power Supply y Current LS795/LS797 LS795/LS798 30 0.4 0.4 20 130 26 21 0.35 0.5 20 20 20 V A A A mA mA A mA mA mA VCC = MAX 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V VCC = MIN, IOH = MAX MIN IOL = 8.0 mA IOL = 16 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for g All Inputs VCC = MIN, IIN = 18 mA
IIL

Limits LS795 / LS797 Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay Output Enable Time Output Disable Time Min Typ 11 15 16 13 13 19 Max 16 22 25 20 20 27 LS796 / LS798 Min Typ 6.0 13 17 16 13 18 Max 10 17 27 25 20 27 Unit ns ns ns VCC = 5.0 V CL = 15 pF Test Conditions
CL = 5.0 pF
For:colleen Printed on:Tue, Jun 23, 1998 17:15:53 From book:DL121CH6 (5) VIEW Document:CH6TAB121 VIEW Last saved on:Tue, Jun 23, 1998 15:27:13 Document:BTR121 VIEW Last saved on:Tue, Jun 23, 1998 15:27:16
FAST AND LS TTL
Reliability Data
The BETTER program is offered on logic only, in dual-in-line ceramic and plastic packages.
Better Processing Standard Product Plus:

LEVEL II (Suffix D)
HOW TO ORDER
MC10101 P D
Part Identification
100% burn-in to MIL-STD-883 test conditions 160 hours

at +125C or 1.0 eV Arrhenius time/temperature equivalent.
Standard Package Suffix
BETTER PROCESSING LEVEL II = SUFFIX D
Part Marking
The Standard Motorola part number with the corresponding BETTER suffix can be ordered from your local authorized Motorola distributor or Motorola sales offices. BETTER pricing will be quoted as an adder to standard commercial product price.
100% post burn-in functional and dc parametric tests at

25C (or max rated TA at Motorolas option). Maximum PDA of 2% (functional) and 5% (DC and functional).
RAP Reliability Audit Program for Logic Integrated Circuits

1.0 INTRODUCTION The Reliability Audit Program developed in March 1977 is the Motorola internal reliability audit which is designed to assess outgoing product performance under accelerated stress conditions. Logic Reliability Engineering has overall responsibility for RAP, including updating its requirements, interpreting its results, administration at offshore locations, and monthly reporting of results. These reports are available at all sales offices. Also available is the Reliability and Quality Handbook which contains data for all Motorola Semiconductors (#BR518S). RAP is a system of environmental and electrical tests performed periodically on randomly selected samples of standard products. Each sample receives the tests specified in section 2.0. Frequency of testing is specified per internal document 12MRM15301A.
2.0 RAP TEST FLOW
Pull 500* piece sample from lot following Group A acceptance. 45* 340 Initial Seal** PTHB 48 hrs PTH*** 48 hrs Temp Cycle 40 cycles interim test Interim Electrical Add 460 cycles interim test Add 500 cycles final interim* test 100
Op Life 40 hours
interim electrical
Op Life 210 hrs (Additional) Final Interim# Electrical
PTH 48 hrs (Additional)
Op Life# 750 hrs (Additional) Final# Electrical (1000 hrs)
Final Electrical (48 hrs)
Final Electrical (96 hrs)
Temp Cycle# 1000 cycles (Additional) Final Electrical & Seal** (2000 cycles) scrap
scrap
scrap
# One sample per month for FAST, LS, 10H, 10K, MG CMOS, and HSL CMOS. * PTHB or PTH not required for hermetic products: reduce total sample size to 450 pcs. Additional sample reductions for high pin-count devices per TABLE II notes. ** Seal (Fine & Gross Leak) required for hermetic products. *** PTH to be used when sockets for PTHB are not available.
3.0 TEST CONDITIONS AND COMMENTS PTHB 15 psig/121C/100% RH at rated VCC or VEE PTHB to be performed on plastic encapsulated devices PTHB only. TEMP CYCLING MIL-STD-883, Method 1010, Condition TEMP CYCLING C, 65C/+150C. OP LIFE MIL-STD-883, Method 1005, Condition C OP LIFE (Power plus Reverse Bias), TA = 145C.
NOTES: 1. All standard 25C dc and functional parameters will be measured Go/No/Go at each readout. 2. Any indicated failure is first verified and then submitted to the Product Analysis Lab for detailed analysis. 3. Sampling to include all package types routinely. 4. Device types sampled will be by generic type within each logic I/C product family (MECL, TTL, etc.) and will include all assembly locations (Korea, Philippines, Malaysia, etc.) 5. 16 hrs. PTHB is equivalent to approximately 800 hours of 85C/85% RH THB for VCC 15 V. 6. Only moisture related failures (like corrosion) are criteria for failure on PTHB test. 7. Special device specifications (48As) for logic products will reference 12MRM15301A as source of generic data for any customer required monthly audit reports.
FAST AND LS TTL
Package Information Including Surface Mount
BIPOLAR LOGIC SURFACE MOUNT WHY SURFACE MOUNT?
Surface Mount Technology is now being utilized to offer answers to many problems that have been created in the use of insertion technology. Limitations have been reached with insertion packages and PC board technology. Surface Mount Technology offers the opportunity to continue to advance the State-of-the-Art designs that cannot be accomplished with Insertion Technology. Surface Mount Packages allow more optimum device performance with the smaller Surface Mount configuration. Internal lead lengths, parasitic capacitance and inductance that placed limitations on chip performance have been reduced. The lower profile of Surface Mount Packages allows more boards to be utilized in a given amount of space. They are stacked closer together and utilize less total volume than insertion populated PC boards. Printed circuit costs are lowered with the reduction of the number of board layers required. The elimination or reduction of the number of plated through holes in the board, contribute significantly to lower PC board prices. Surface Mount assembly does not require the preparation of components that are common on insertion technology lines. Surface Mount components are sent directly to the assembly line, eliminating an intermediate step.
Automatic placement equipment is available that can place Surface Mount components at the rate of a few thousand per hour to hundreds of thousands of components per hour. Surface Mount Technology is cost effective, allowing the manufacturer the opportunity to produce smaller units and/or offer increased functions with the same size product.
SURFACE MOUNT AVAILABILITY Bipolar Logic is currently offering LS-TTL and FAST-TTL in production quantities in SOIC packages. Refer to the following Selector Guide (SG366/D) which indicate availability and package type for these families. These families may be ordered in rails or on Tape and Reel. Refer to Tape and Reel information for ordering details. THERMAL DATA The power dissipation of surface mount packages is dependent on many factors that must be taken into consideration in the initial board design. The board material, the board surface metal thickness, pad area and the proximity to other heat generating components all have a bearing on the device dissipation capability.
200
180
C/W JA
160
MIN DIE SIZE 2K MILS2
140
120 SEE FIG. 2 FOR HEAT SINK DETAIL SO-8 (.090 x .110) LEADFRAME METAL = COPPER
MAX DIE SIZE 8K MILS2
100
SO-14 (.090 x .170)
SO-16 (.090 x .170) NARROW
PACKAGE STYLE DATA TAKEN USING PHILIPS SO TEST BOARD # 7322-078, 80873
Figure 2-1. Thermal Resistance, Junction-To-Ambient (C/W)
Measurement specimens are solder mounted on printed circuit card 19 mm 28 mm 1.5 mm in still air. No auxiliary thermal condition aids are used.
This data was collected using thermal test die in 20-pin PLCC packages on PLCC test boards (2.24 x 2.24 x .062 glass epoxy, type FR-4, with solder coated 1 oz./sq. ft. copper).
TAPE AND REEL STANDARD BIPOLAR LOGIC INTEGRATED CIRCUITS Motorola has now added the convenience of Tape and Reel packaging for our growing family of standard Integrated Circuit products. The packaging fully conforms to the latest EIA RS-481A specification. The antistatic embossed tape provides a secure cavity sealed with a peel-back cover tape.
MECHANICAL POLARIZATION SOIC DEVICES

Typical
View is from tape side Linear direction of travel
GENERAL INFORMATION Reel Size 13 inch (330 mm) Suffix R2 Tape Width 12 mm to 24 mm (see table) Units/Reel (see table) No Partial Reel Counts Available and Minimum Lot Size is Per Table ORDERING INFORMATION To order devices which are to be delivered in Tape and Reel, add the suffix R2 to the device number being ordered. TABLE 2.1 Tape and Reel Data
Device Type SO-8 SO-14 SO-16 SO-16 Wide SO-20 Wide Tape Width (mm) 12 16 16 16 24 Device/Reel 2,500 2,500 2,500 1,000 1,000 Reel Size (inch) 13 13 13 13 13 Min Lot Size Per Part No. Tape and Reel 5,000 5,000 5,000 5,000 5,000
PACKAGE OUTLINES
SOIC
Case 751A-02 D Suffix 14-Pin Plastic SO-14 -A14 8
-B1 7
P
7 PL
0.25 (0.010)
C
SEATING PLANE
R X 45
D 14 PL 0.25 (0.010)
M
K T B
S
-A-
Case 751B-03 D Suffix 16-Pin Plastic SO-16
16
-B1 8
P
8 PL
0.25 (0.010)
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. 751B-01 IS OBSOLETE, NEW STANDARD 751B-03. MILLIMETERS MIN MAX 9.80 10.00 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0 7 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.386 0.393 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0 7 0.229 0.244 0.010 0.019
R X 45 G -TD 16 PL 0.25 (0.010)

M
C
SEATING PLANE
K T B
S
DIM A B C D F G J K M P R
Case 751D-03 DW Suffix 20-Pin Plastic SO-20 (WIDE) -A20 11
-B1 10
0.25 (0.010)
10 PL
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. 751D-01, AND -02 OBSOLETE, NEW STANDARD 751D-03. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 12.65 12.95 7.40 7.60 2.35 2.65 0.35 0.49 0.50 0.90 1.27 BSC 0.25 0.32 0.10 0.25 0 7 10.05 10.55 0.25 0.75 INCHES MIN MAX 0.499 0.510 0.292 0.299 0.093 0.104 0.014 0.019 0.020 0.035 0.050 BSC 0.010 0.012 0.004 0.009 0 7 0.395 0.415 0.010 0.029
G R X 45 -TC K
M SEATING PLANE
M D 20 PL 0.25 (0.010) T B
S
PACKAGE OUTLINES
SOIC (continued)
Case 751E-03 DW Suffix 24-Pin Plastic SO-24 (WIDE)
-A24 13
-B1 12
P
12 PL
0.25 (0.010)
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. 751E-01 AND -02 OBSOLETE, NEW STANDARD 751E-03. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 15.25 15.54 7.40 7.60 2.35 2.65 0.35 0.49 0.41 0.90 1.27 BSC 0.229 0.317 0.127 0.292 0 8 10.05 10.55 0.25 0.75 INCHES MIN MAX 0.601 0.612 0.292 0.299 0.093 0.104 0.014 0.019 0.016 0.035 0.050 BSC 0.0090 0.0125 0.0050 0.0115 0 8 0.395 0.415 0.010 0.029
G R X 45 -TD 24 PL 0.25 (0.010)

M
C K T B
S
SEATING PLANE
PACKAGE OUTLINES
CERAMIC DUAL IN-LINE
Case 632-08 J Suffix 14-Pin Ceramic Dual In-Line -A14 8 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY. 5. 632-01 THRU -07 OBSOLETE, NEW STANDARD 632-08. DIM A B C D F G J K L M N MILLIMETERS MIN MAX 19.05 19.94 6.23 7.11 3.94 5.08 0.39 0.50 1.40 1.65 2.54 BSC 0.21 0.38 3.18 4.31 7.62 BSC 0 15 0.51 1.01 INCHES MIN MAX 0.750 0.785 0.245 0.280 0.155 0.200 0.015 0.020 0.055 0.065 0.100 BSC 0.008 0.015 0.125 0.170 0.300 BSC 0 15 0.020 0.040
-B1 7
-TSEATING PLANE
K F D 14 PL 0.25 (0.010)
M
G T A
S
N J 14 PL
M 0.25 (0.010)
M
-A16 9
Case 620-09 J Suffix 16-Pin Ceramic Dual In-Line
-B1 8
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY. 5. 620-01 THRU -08 OBSOLETE, NEW STANDARD 620-09. MILLIMETERS MIN MAX 19.05 19.55 6.10 7.36 4.19 0.39 0.53 1.27 BSC 1.40 1.77 2.54 BSC 0.23 0.27 5.08 7.62 BSC 0 15 0.39 0.88 INCHES MIN MAX 0.750 0.770 0.240 0.290 0.165 0.015 0.021 0.050 BSC 0.055 0.070 0.100 BSC 0.009 0.011 0.200 0.300 BSC 15 0 0.015 0.035
-TSEATING PLANE
K E F D 16 PL 0.25 (0.010)
M
N G T A
S
M J 16 PL 0.25 (0.010)
M
T B
DIM A B C D E F G J K L M N

NOTES: 1. LEADS WITHIN 0.25 mm (0.010) DIA., TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION. 2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIM A AND B INCLUDES MENISCUS.
20 1
11 10
B A F C L
N H D
SEATING PLANE
J M
DIM A B C D F G H J K L M N
MILLIMETERS MIN MAX 23.88 25.15 6.60 7.49 3.81 5.08 0.38 0.56 1.40 1.65 2.54 BSC 0.51 1.27 0.20 0.30 3.18 4.06 7.62 BSC 15 0 1.02 0.25
INCHES MIN MAX 0.940 0.990 0.260 0.295 0.150 0.200 0.015 0.022 0.055 0.065 0.100 BSC 0.020 0.050 0.008 0.012 0.125 0.160 0.300 BSC 15 0 0.010 0.040
PACKAGE OUTLINES
CERAMIC DUAL IN-LINE (continued)
24
13
B
1 12
NOTES: 1. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973. DIM A B C D F G J K L N P MILLIMETERS MIN MAX 31.50 32.64 7.24 7.75 3.68 4.44 0.38 0.53 1.14 1.57 2.54 BSC 0.20 0.33 2.54 4.19 7.62 7.87 0.51 1.27 9.14 10.16 INCHES MIN MAX 1.240 1.285 0.285 0.305 0.145 0.175 0.015 0.021 0.045 0.062 0.100 BSC 0.008 0.013 0.100 0.165 0.300 0.310 0.020 0.050 0.360 0.400
-AF C
-TSEATING PLANE
N G D 20 PL 0.25 (0.010)
M
K P
T A
INSIDE OF LEADS
Case 623-05 J Suffix 24-Pin Ceramic Dual In-Line (WIDE BODY)

24 13 NOTES: 1. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL. 2. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (WHEN FORMED PARALLEL). MILLIMETERS MIN MAX 31.24 32.77 12.70 15.49 4.06 5.59 0.41 0.51 1.27 1.52 2.54 BSC 0.20 0.30 3.18 4.06 15.24 BSC 15 0 1.27 0.51 INCHES MIN MAX 1.230 1.290 0.500 0.610 0.160 0.220 0.016 0.020 0.050 0.060 0.100 BSC 0.008 0.012 0.125 0.160 0.600 BSC 15 0 0.020 0.050
B
1 12
A F C
SEATING PLANE
L G D N K M J
DIM A B C D F G J K L M N
Case 740-03 J Suffix 48-Pin Ceramic Dual In-Line -A48 25 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIM L TO CENTER OF LEAD WHEN FORMED PARALLEL.
-B1 24
N C -TSEATING PLANE
K E F G
M
M J 0.25 (0.010)
D 48 PL 0.25 (0.010)
MILLIMETERS MIN MAX 60.36 61.56 14.64 15.34 3.05 4.31 0.381 0.533 1.27 BSC 0.762 1.397 2.54 BSC 0.204 0.330 2.54 4.19 15.24 BSC 0 10 1.016 1.524
INCHES MIN MAX 2.376 2.424 0.576 0.604 0.120 0.170 0.015 0.021 0.050 BSC 0.030 0.055 0.100 BSC 0.008 0.013 0.100 0.165 0.600 BSC 0 10 0.040 0.060
T A
T B
PACKAGE OUTLINES
PLASTIC
Case 646-06 N Suffix 14-Pin Plastic
NOTES: 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 4. ROUNDED CORNERS OPTIONAL. 5. 646-05 OBSOLETE, NEW STANDARD 646-06. NOTE 4 DIM A B C D F G H J K L M N MILLIMETERS MIN MAX 18.16 19.56 6.10 6.60 3.69 4.69 0.38 0.53 1.02 1.78 2.54 BSC 1.32 2.41 0.20 0.38 2.92 3.43 7.62 BSC 0 10 0.39 1.01 INCHES MIN MAX 0.715 0.770 0.240 0.260 0.145 0.185 0.015 0.021 0.040 0.070 0.100 BSC 0.052 0.095 0.008 0.015 0.115 0.135 0.300 BSC 0 10 0.015 0.039
14
B
1 7
A F C N H G D
SEATING PLANE
J K M
Case 648-08 N Suffix 16-Pin Plastic -A16 9
B
1 8
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. 6. 648-01 THRU -07 OBSOLETE, NEW STANDARD 648-08. DIM A B C D F G H J K L M S MILLIMETERS MIN MAX 18.80 19.55 6.35 6.85 3.69 4.44 0.39 0.53 1.02 1.77 2.54 BSC 1.27 BSC 0.21 0.38 2.80 3.30 7.50 7.74 0 10 0.51 1.01 INCHES MIN MAX 0.740 0.770 0.250 0.270 0.145 0.175 0.015 0.021 0.040 0.070 0.100 BSC 0.050 BSC 0.008 0.015 0.110 0.130 0.295 0.305 0 10 0.020 0.040
F S
C -TK
SEATING PLANE
H G D 16 PL 0.25 (0.010)
M
T A
Case 738-03 N Suffix 20-Pin Plastic -A20 1 11 10
B C L
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. 738-02 OBSOLETE, NEW STANDARD 738-03. DIM A B C D E F G J K L M N MILLIMETERS MIN MAX 25.66 27.17 6.10 6.60 3.81 4.57 0.39 0.55 1.27 BSC 1.77 1.27 2.54 BSC 0.21 0.38 2.80 3.55 7.62 BSC 15 0 1.01 0.51 INCHES MIN MAX 1.010 1.070 0.240 0.260 0.150 0.180 0.015 0.022 0.050 BSC 0.050 0.070 0.100 BSC 0.008 0.015 0.110 0.140 0.300 BSC 15 0 0.020 0.040
-TSEATING PLANE
K E G F D 20 PL 0.25 (0.010)
M
M J 20 PL 0.25 (0.010) T A
M M
PACKAGE OUTLINES
PLASTIC (continued)
Case 724-03 N Suffix 24-Pin Plastic -A24 1 13 NOTES: 1. CHAMFERRED CONTOUR OPTIONAL. 2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. 4. CONTROLLING DIMENSION: INCH.
-B12
C -TSEATING PLANE
K E G F D 24 PL 0.25 (0.010)
M
NOTE 1
N M J 24 PL 0.25 (0.010) T A
M
T B
MILLIMETERS MIN MAX 32.13 31.25 6.85 6.35 4.44 3.69 0.51 0.38 1.27 BSC 1.52 1.02 2.54 BSC 0.30 0.18 3.55 2.80 7.62 BSC 0 15 0.51 1.01
INCHES MIN MAX 1.230 1.265 0.250 0.270 0.145 0.175 0.015 0.020 0.050 BSC 0.040 0.060 0.100 BSC 0.007 0.012 0.110 0.140 0.300 BSC 0 15 0.020 0.040
P
24
A
13
Case 649-03 N Suffix 24-Pin Plastic Wide Body
B
1 12
NOTES: 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. 649-02 OBSOLETE, NEW STD 649-03 SEE ISSUE C FOR REFERENCE. DIM A B C D F G H J K L M N P Q MILLIMETERS MIN MAX 31.50 32.13 13.21 13.72 4.70 5.21 0.38 0.51 1.02 1.52 2.54 BSC 1.65 2.16 0.20 0.30 2.92 3.43 14.99 15.49 10 0.51 1.02 0.13 0.38 0.51 0.76 INCHES MIN MAX 1.240 1.265 0.520 0.540 0.185 0.205 0.015 0.020 0.040 0.060 0.100 BSC 0.065 0.085 0.008 0.012 0.115 0.135 0.590 0.610 10 0.020 0.040 0.005 0.015 0.020 0.030
H F N K G D
SEATING PLANE
Case 711-03 N Suffix 40-Pin Plastic

NOTES: 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH. DIM A B C D F G H J K L M N MILLIMETERS MIN MAX 51.69 52.45 13.72 14.22 3.94 5.08 0.36 0.56 1.02 1.52 2.54 BSC 2.16 1.65 0.20 0.38 2.92 3.43 15.24 BSC 15 0 0.51 1.02 INCHES MIN MAX 2.035 2.065 0.540 0.560 0.155 0.200 0.014 0.022 0.040 0.060 0.100 BSC 0.065 0.085 0.008 0.015 0.115 0.135 0.600 BSC 0 15 0.020 0.040
40
21
B
1 20
A N
L C
J H G F D K
SEATING PLANE
PACKAGE OUTLINES
PLASTIC (continued)
Case 767-02 N Suffix 48-Pin Plastic -A48 25 NOTES: 1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH. MAXIMUM MOLD FLASH 0.25 (0.010). 5. 767-01 OBSOLETE. NEW STANDARD 767-02. DIM A B C D F G H J K L M N MILLIMETERS MIN MAX 61.34 62.10 13.72 14.22 3.94 5.08 0.36 0.55 1.02 1.52 2.54 BSC 1.79 BSC 0.20 0.38 2.92 3.81 15.24 BSC 0 0 0.51 1.01 INCHES MIN MAX 2.415 2.445 0.540 0.560 0.155 0.200 0.014 0.022 0.040 0.060 0.100 BSC 0.070 BSC 0.008 0.015 0.115 0.150 0.600 BSC 0 0 0.020 0.040
-B1 24 TIP TAPER DETAIL X
C -TSEATING PLANE DETAIL X
N J
48 PL M
M
48 PL
F D 0.51 (0.020)
M
G T A
S
0.25 (0.010)
T B
PACKAGE OUTLINES
PLCC
Case 775-02 FN Suffix 20-Pin Plastic
-N-
Y BRK D
0.18 (0.007) U
T N
M
L P
M L
0.18 (0.007)
T N
-L-
-MW D V X VIEW D-D A Z R 0.18 (0.007)

M
Z1
20
-P-
G1 0.25 (0.010)
T N
0.18 (0.007)
T L T L
M M
N N
P P
0.18 (0.007) 0.18 (0.007)
M M
T L T N
S S
M P
S S
N L
S S
P M
S S
E 0.10 (0.004) G G1 0.25 (0.010)

S
K1 K F DETAIL S 0.18 (0.007) 0.18 (0.007)

M M
-T-
SEATING PLANE
DETAIL S T L
S
T L T N
S S
M P
S S
N L
S S
P M
S S
DIM A B C E F G H J K R U V W X Y Z G1 K1 Z1
MILLIMETERS MIN MAX 9.78 10.03 9.78 10.03 4.20 4.57 2.29 2.79 0.48 0.33 1.27 BSC 0.81 0.66 0.51 0.64 8.89 9.04 8.89 9.04 1.07 1.21 1.07 1.21 1.42 1.07 0.50 2 10 7.88 8.38 1.02 10 2
INCHES MIN MAX 0.385 0.395 0.385 0.395 0.165 0.180 0.090 0.110 0.013 0.019 0.050 BSC 0.026 0.032 0.020 0.025 0.350 0.356 0.350 0.356 0.042 0.048 0.042 0.048 0.042 0.056 0.020 2 10 0.310 0.330 0.040 2 10
NOTES: 1. DATUMS -L-, -M-, -N-, AND -P- DETERMINED WHERE TOP OF LEAD SHOULDER EXIT PLASTIC BODY AT MOLD PARTING LINE. 2. DIM GI, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. 3. DIM R AND U DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 (0.010) PER SIDE. 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 5. CONTROLLING DIMENSION: INCH. 6. 775-01 IS OBSOLETE, NEW STANDARD 775-02.
PACKAGE OUTLINES
PLCC (continued)
-N-
Y BRK D
0.18 (0.007) U
T N
M
P T N
S S
L P
S S
M L
S S
0.18 (0.007)
-L-
28 LEADS ACTUAL
-MW D V X VIEW D-D A 0.18 (0.007)

M
Z1
28
-P-
G1 0.25 (0.010)
T N
T L
Z R 0.18 (0.007)
M
T L
0.18 (0.007) 0.18 (0.007)
M M
T L T N
S S
M P
S S
N L
S S
P M
S S
E 0.10 (0.004) G G1 0.25 (0.010)

S
K1 K F DETAIL S 0.18 (0.007) 0.18 (0.007)

M M
-T-
SEATING PLANE
DETAIL S T L
S
T L T N
S S
M P
S S
N L
S S
P M
S S
NOTES: 1. DUE TO SPACE LIMITATION, CASE 776-02 SHALL BE REPRESENTED BY A GENERAL (SMALLER) CASE OUTLINE DRAWING RATHER THAN SHOWING ALL 28 LEADS. 2. DATUMS -L-, -M-, -N-, AND -P- DETERMINED WHERE TOP OF LEAD SHOULDER EXIT PLASTIC BODY AT MOLD PARTING LINE. 3. DIM G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. 4. DIM R AND U DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 (0.010) PER SIDE. 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 6. CONTROLLING DIMENSION: INCH. 7. 776-01 IS OBSOLETE, NEW STANDARD 776-02.
PACKAGE OUTLINES
PLCC (continued)
-N-
Y BRK D
0.18 (0.007) U
T N
M
P T N
S S
L P
S S
M L
S S
0.18 (0.007)
-L-
68 LEADS ACTUAL
-MW D
1
Z1
68
-P-
V X VIEW D-D A Z R 0.18 (0.007)

M
G1 0.25 (0.010)
T N
0.18 (0.007)
T L
T L
0.18 (0.007) 0.18 (0.007)
M M
T L T N
S S
M P
S S
N L
S S
P M
S S
K1 E 0.10 (0.004) G G1 0.25 (0.010)

S
K F DETAIL S 0.18 (0.007) 0.18 (0.007)

M M
-T-
SEATING PLANE
DETAIL S T L
S
T L T N
S S
M P
S S
N L
S S
P M
S S
NOTES: 1. DUE TO SPACE LIMITATION, CASE 779-02 SHALL BE REPRESENTED BY A GENERAL (SMALLER) CASE OUTLINE DRAWING RATHER THAN SHOWING ALL 68 LEADS. 2. DATUMS -L-, -M-, -N-, AND -PDETERMINED WHERE TOP OF LEAD SHOULDER EXIT PLASTIC BODY AT MOLD PARTING LINE. 3. DIM G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. 4. DIM R AND U DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 (0.010) PER SIDE. 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 6. CONTROLLING DIMENSION: INCH. 7. 779-01 IS OBSOLETE, NEW STANDARD 779-02.

Compuertas PDF

Uploaded by

Copyright:

Available Formats

Compuertas PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Compuertas PDF

Uploaded by

Copyright:

Available Formats

1

LS Data Sheets Reliability Data Package Information Including Surface Mount

LS Data Sheets Reliability Data Package Information Including Surface Mount

FAST AND LS TTL DATA

FAST AND LS TTL

FAST AND LS TTL DATA

FAST AND LS TTL DATA i

FAST AND LS TTL DATA ii

FAST AND LS TTL DATA iii

FAST AND LS TTL DATA iv

FAST AND LS TTL DATA v

FAST AND LS TTL DATA vi

FAST AND LS TTL DATA vii

FAST AND LS TTL DATA viii

FAST AND LS TTL DATA ix

Selection Information FAST/LS TTL

FAST AND LS TTL

TTL Family Comparisons

40 to 225 40 to 225 100 to 225

Speed/Power Characteristics for Schottky TTL Logic(1)

Symbol IG PG tp fmax fmax

LS 0.4 2.0 9.0 18 33 40

FAST 1.1 5.5 3.7 19.2 125 125

Unit mA mW ns pJ MHz MHz

FAST AND LS TTL DATA 1-2

Exclusive NOR Gates

FAST AND LS TTL DATA 1-3

Quad 2-to-1, Inverting

1-of-8 1-of-8 with Latch 1-of-10

Dual 4-to-1, Non-Inverting Dual 4-to-1, Inverting 8-to-1

Parallel In-Parallel Out, Bidirectional Sign Extended Bidirectional

FAST AND LS TTL DATA 1-4

Asynchronous Counters Negative Edge-Triggered

Cascadable Synchronous Counters Positive Edge-Triggered

4-Bit Binary 4-Bit Binary, Up/Down

Display Decoders/Drivers with Open-Collector Outputs

8 Bit Binary, Up/Down

Quad 2-Port D-Type, Inverting D-Type, Q and Q Outputs

FAST AND LS TTL DATA 1-5

Look-Ahead Carry Generator 4-Bit Barrel Shifter

8-Bit with Output Enable

VCOs and Multivibrators

FAST AND LS TTL DATA 1-6

FAST AND LS TTL

Figure 2-1a. LS00 2-Input NAND Gate

VCC 35 10K D5 A D3 D1 D6 B D2 15K 2K 3K Q3 D7 D4 Q1 D8 Q5 D9 Q9 5K OUTPUT D10 10K Q6 Q2 Q4 4.1K

Figure 2-1b. F00 2-Input NAND Gate

FAST AND LS TTL DATA 2-2

Figure 2-2. Diode Cluster Input

Figure 2-3. PNP Input

1 1.5 VIN, INPUT VOLTAGE (VOLTS)

Figure 2-4. Typical Input Current versus Input Voltage

Figure 2-5. Typical Output versus Input Voltage Characteristic

FAST AND LS TTL DATA 2-3

+ 25C 1.5 1.5 1.3 1.0

+ 125C 1.3 1.3 1.1 0.8

Table 2.1 Typical Input Threshold Variation With Temperature

1.8 1.8 1.5 1.2

Figure 2-6. Typical 3-State Output Control