Irfb4410Zgpbf: V 100V R Typ. 7.2M Max. 9.0M I 97A
Irfb4410Zgpbf: V 100V R Typ. 7.2M Max. 9.0M I 97A
Irfb4410Zgpbf: V 100V R Typ. 7.2M Max. 9.0M I 97A
IRFB4410ZGPbF
HEXFET Power MOSFET
Applications l High Efficiency Synchronous Rectification in SMPS l Uninterruptible Power Supply l High Speed Power Switching l Hard Switched and High Frequency Circuits Benefits l Improved Gate, Avalanche and Dynamic dV/dt Ruggedness l Fully Characterized Capacitance and Avalanche SOA l Enhanced body diode dV/dt and dI/dt Capability l Lead-Free l Halogen-Free
G
D
G S
TO-220AB IRFB4410ZGPbF
D S
Gate
Drain
Source
Parameter
Continuous Drain Current, VGS @ 10V (Silicon Limited) Continuous Drain Current, VGS @ 10V (Silicon Limited) Pulsed Drain Current Maximum Power Dissipation Linear Derating Factor Gate-to-Source Voltage Peak Diode Recovery Operating Junction and Storage Temperature Range Soldering Temperature, for 10 seconds (1.6mm from case) Mounting torque, 6-32 or M3 screw
Max.
97 69 390 230 1.5 20 16 -55 to + 175 300 10lbf in (1.1N m) 242 See Fig. 14, 15, 22a, 22b,
Units
A W W/C V V/ns
Avalanche Characteristics
EAS (Thermally limited) IAR EAR Single Pulse Avalanche Energy Avalanche Current Repetitive Avalanche Energy
mJ A mJ
Thermal Resistance
Symbol
RJC RCS RJA Junction-to-Case Case-to-Sink, Flat Greased Surface , TO-220 Junction-to-Ambient, TO-220
Parameter
Typ.
0.50
Max.
0.65 62
Units
C/W
www.irf.com
1
01/06/09
IRFB4410ZGPbF
Static @ TJ = 25C (unless otherwise specified)
Symbol
V(BR)DSS V(BR)DSS/TJ RDS(on) VGS(th) IDSS IGSS RG
Parameter
Drain-to-Source Breakdown Voltage Breakdown Voltage Temp. Coefficient Static Drain-to-Source On-Resistance Gate Threshold Voltage Drain-to-Source Leakage Current Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Internal Gate Resistance
Conditions
V VGS = 0V, ID = 250A V/C Reference to 25C, ID = 5mA m VGS = 10V, ID = 58A V VDS = VGS, ID = 150A A VDS = 100V, VGS = 0V VDS = 80V, VGS = 0V, TJ = 125C nA VGS = 20V VGS = -20V
Parameter
Forward Transconductance Total Gate Charge Gate-to-Source Charge Gate-to-Drain ("Miller") Charge Total Gate Charge Sync. (Qg - Qgd) Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Input Capacitance Output Capacitance Reverse Transfer Capacitance Effective Output Capacitance (Energy Related) Effective Output Capacitance (Time Related)
Conditions
VDS = 10V, ID = 58A ID = 58A VDS =50V VGS = 10V ID = 58A, VDS =0V, VGS = 10V VDD = 65V ID = 58A RG =2.7 VGS = 10V VGS = 0V VDS = 50V = 1.0MHz, See Fig.5 VGS = 0V, VDS = 0V to 80V , See Fig.11 VGS = 0V, VDS = 0V to 80V
ns
pF
h g
Diode Characteristics
Symbol
IS ISM VSD trr Qrr IRRM ton
Parameter
Continuous Source Current (Body Diode) Pulsed Source Current (Body Diode) Diode Forward Voltage Reverse Recovery Time
Conditions
MOSFET symbol showing the integral reverse
G S D
1.3 V 38 57 ns 46 69 53 80 nC TJ = 125C 82 120 2.5 A TJ = 25C Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
p-n junction diode. TJ = 25C, IS = 58A, VGS = 0V TJ = 25C VR = 85V, TJ = 125C IF = 58A di/dt = 100A/s TJ = 25C
Notes: Repetitive rating; pulse width limited by max. junction temperature. Limited by TJmax, starting TJ = 25C, L = 0.143mH RG = 25, IAS = 58A, VGS =10V. Part not recommended for use above this value. ISD 58A, di/dt 610A/s, VDD V(BR)DSS, TJ 175C. Pulse width 400s; duty cycle 2%.
Coss eff. (TR) is a fixed capacitance that gives the same charging time
as Coss while VDS is rising from 0 to 80% VDSS .
Coss eff. (ER) is a fixed capacitance that gives the same energy as R is measured at TJ approximately 90C.
Coss while VDS is rising from 0 to 80% VDSS .
www.irf.com
IRFB4410ZGPbF
1000
TOP VGS 15V 10V 8.0V 6.0V 5.5V 5.0V 4.8V 4.5V
1000
TOP VGS 15V 10V 8.0V 6.0V 5.5V 5.0V 4.8V 4.5V
100
BOTTOM
100
BOTTOM
4.5V
4.5V 10
10
10
100
ID = 58A 2.0
VGS = 10V
10 TJ = 175C 1
T J = 25C
1.5
1.0
0.1 2 3 4 5 6 7
C, Capacitance (pF)
20
40
60
80
100
www.irf.com
IRFB4410ZGPbF
1000 1000
OPERATION IN THIS AREA LIMITED BY R DS(on)
100sec 1msec
100
T J = 175C
10 T J = 25C 1 VGS = 0V 0.1 0.0 0.5 1.0 1.5 2.0 2.5 VSD, Source-to-Drain Voltage (V)
100
10msec DC
80
ID, Drain Current (A)
60
40
20
Energy (J)
1.2 1.0 0.8 0.6 0.4 0.2 0.0 -10 0 10 20 30 40 50 60 70 80 90 100 VDS, Drain-to-Source Voltage (V)
www.irf.com
IRFB4410ZGPbF
1
Thermal Response ( Z thJC ) C/W
D = 0.50 0.1 0.20 0.10 0.05 0.02 0.01 SINGLE PULSE ( THERMAL RESPONSE )
J J 1 R1 R1 2 R2 R2 C 1 2
0.01
0.001 1E-006
1E-005
0.0001
0.01
Avalanche Current (A)
Allowed avalanche Current vs avalanche pulsewidth, tav, assuming Tj = 150C and Tstart =25C (Single Pulse)
10
0.05 0.10
1 Allowed avalanche Current vs avalanche pulsewidth, tav, assuming j = 25C and Tstart = 150C. 0.1 1.0E-06 1.0E-05 1.0E-04 tav (sec) 1.0E-03 1.0E-02 1.0E-01
100
50
Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com) 1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of Tjmax. This is validated for every part type. 2. Safe operation in Avalanche is allowed as long asTjmax is not exceeded. 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b. 4. PD (ave) = Average power dissipation per single avalanche pulse. 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche). 6. Iav = Allowable avalanche current. 7. T = Allowable rise in junction temperature, not to exceed Tjmax (assumed as 25C in Figure 14, 15). tav = Average time in avalanche. D = Duty cycle in avalanche = tav f ZthJC(D, tav) = Transient thermal resistance, see Figures 13)
175
PD (ave) = 1/2 ( 1.3BVIav) = DT/ ZthJC Iav = 2DT/ [1.3BVZth] EAS (AR) = PD (ave)tav
www.irf.com
IRFB4410ZGPbF
4.5
VGS(th), Gate threshold Voltage (V)
20
I = 39A F V = 85V R TJ = 25C _____
4.0 3.5 3.0 2.5 2.0 1.5 1.0 -75 -50 -25 0 25 50 75 100 125 150 175 200 T J , Temperature ( C ) ID = 150A ID = 250A ID = 1.0mA ID = 1.0A
IRRM (A)
15
TJ = 125C ----------
10
15
IRRM (A)
Qrr (nC)
10
200 150
100 50
250 200 150 100 50 0 100 200 300 400 dif/dt (A/s) 500 600 700
www.irf.com
IRFB4410ZGPbF
D.U.T
Driver Gate Drive
P.W.
Period
D=
Circuit Layout Considerations Low Stray Inductance Ground Plane Low Leakage Inductance Current Transformer
D.U.T. ISD Waveform Reverse Recovery Current Body Diode Forward Current di/dt D.U.T. VDS Waveform Diode Recovery dv/dt
RG
dv/dt controlled by RG Driver same type as D.U.T. I SD controlled by Duty Factor "D" D.U.T. - Device Under Test
VDD
VDD
+ -
Re-Applied Voltage
Body Diode
Forward Drop
* VGS = 5V for Logic Level Devices Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET Power MOSFETs
V(BR)DSS
15V
tp
VDS
DRIVER
RG
20V
D.U.T
IAS tp
+ V - DD
0.01
I AS
VGS
+
VDD D.U.T
90%
VGS
Second Pulse Width < 1s Duty Factor < 0.1%
10%
VDS
td(off) tf td(on) tr
L
0
DUT
20K 1K
S
VCC
Vgs(th)
Qgodr
Qgd
Qgs2 Qgs1
www.irf.com
IRFB4410ZGPbF
Dimensions are shown in millimeters (inches)
TO-220AB packages are not recommended for Surface Mount Application. Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/ Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IRs Web site.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.01/2009
www.irf.com