Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

105k 250v Ceramic

Download as pdf or txt
Download as pdf or txt
You are on page 1of 20
At a glance
Powered by AI
The document discusses the LTM8023 DC-DC converter module, including its specifications, features, applications, and packaging.

The LTM8023 is a complete 2A DC-DC step-down power supply module. It has an input voltage range of 3.6V to 36V, supports an output voltage range of 0.8V to 10V, and has a switching frequency range of 200kHz to 2.4MHz. It requires only input and output capacitors to operate.

The main applications of the LTM8023 include automotive battery regulation, power for portable products, distributed supply regulation, and industrial supplies and wall transformer regulation.

LTM8023 2A, 36V DC/DC Module FEATURES

n n n n n n n n n

DESCRIPTION
The LTM8023 is a complete 2A, DC/DC step-down power supply. Included in the package are the switching controller, power switches, inductor, and all support components. Operating over an input voltage range of 3.6V to 36V, the LTM8023 supports an output voltage range of 0.8V to 10V, and a switching frequency range of 200kHz to 2.4MHz, each set by a single resistor. Only the bulk input and output lter capacitors are needed to nish the design. The low prole package (2.82mm) enables utilization of unused space on the bottom of PC boards for high density point of load regulation. The LTM8023 is packaged in a thermally enhanced, compact (11.25mm 9mm) and low prole (2.82mm) over-molded land grid array (LGA) package suitable for automated assembly by standard surface mount equipment. The LTM8023 is RoHS compliant.
L, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. Module is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

Complete Step-Down Switch Mode Power Supply Wide Input Voltage Range: 3.6V to 36V 2A Output Current 0.8V to 10V Output Voltage Selectable Switching Frequency: 200kHz to 2.4MHz Current Mode Control (e4) RoHS Compliant Package With Gold Pad Finish Programmable Soft-Start Tiny, Low Prole (11.25mm 9mm 2.82mm) Surface Mount LGA Package

APPLICATIONS
n n n n n

Automotive Battery Regulation Power for Portable Products Distributed Supply Regulation Industrial Supplies Wall Transformer Regulation

TYPICAL APPLICATION
5.5VIN to 36VIN, 3.3V/2A DC/DC Module Converter
VIN* 5.5V TO 36V 2.2F RUN/SS VIN VOUT AUX BIAS EFFICIENCY (%) 2.2F VOUT 3.3V 2A 90 85 80 75 70 0.8 65 60 55 154k 50 0.01 *RUNNING VOLTAGE RANGE. PLEASE REFER TO APPLICATIONS INFORMATION FOR START-UP DETAILS VIN = 12V VOUT = 3.3V f = 650 kHz 0.1 1 LOAD CURRENT (A) 10
8023 TA01b

Efciency and Power Loss


1.8 1.6 1.4 1.2 1.0 POWER LOSS (W)

LTM8023 PGOOD ADJ SELECTABLE OPERATING FREQUENCY 49.9k RT GND SYNC


8023 TA01

0.6 0.4 0.2 0

8023fc

LTM8023 ABSOLUTE MAXIMUM RATINGS


(Note 1)

PIN CONFIGURATION
TOP VIEW BANK 3 7 6 5 4 3 BANK 2 2 1 A B C D E F G H BANK 1

VIN, RUN/SS Voltage .................................................40V ADJ, RT, SHARE Voltage .............................................5V VOUT, AUX .................................................................10V PGOOD, SYNC ..........................................................30V BIAS ..........................................................................16V VIN + BIAS .................................................................56V Internal Operating Temperature (Note 2)..................................................40C to 125C Storage Temperature.............................. 55C to 125C Solder Temperature............................................... 250C

LGA Package 50-Lead (11.25mm s 9mm s 2.82mm) TJMAX = 125C, JA = 24C/W JA DERIVED FROM 6.6cm 5cm PCB WITH 4 LAYERS WEIGHT = 0.93g (SEE TABLE 3 PIN ASSIGNMENT)

ORDER INFORMATION
LEAD FREE FINISH LTM8023EV#PBF LTM8023IV#PBF LTM8023MPV#PBF PART MARKING* LTM8023V LTM8023V LTM8023MPV PACKAGE DESCRIPTION 50-Lead (11.25mm 9mm 2.82mm) 50-Lead (11.25mm 9mm 2.82mm) 50-Lead (11.25mm 9mm 2.82mm) TEMPERATURE RANGE (Note 2) 40C to 85C 40C to 85C 55C to 125C

Consult LTC Marketing for parts specied with wider operating temperature ranges. *The temperature grade is identied by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/ This product is only offered in trays. For more information go to: http://www.linear.com/packaging/

8023fc

LTM8023 ELECTRICAL CHARACTERISTICS


SYMBOL VIN VOUT RADJ(MIN) IOUT IQVIN PARAMETER Input DC Voltage Output DC Voltage Minimum Allowable RADJ Continuous Output DC Current VIN Quiescent Current 0A < IOUT 2A, RADJ Open, COUT = 51F (Note 3) 0A < IOUT 2A, RADJ = 43.2k, COUT = 51F (Note 3) (Note 4) 4 VIN 36, COUT = 51F VRUN/SS = 0.2V, RT = 174k VBIAS = 3V, Not Switching, RT = 174k (E, I) VBIAS = 3V, Not Switching, RT = 174k (MP) VBIAS = 0V, Not Switching, RT = 174k VRUN/SS = 0.2V, RT = 174k VBIAS = 3V, Not Switching, RT = 174k (E, I) VBIAS = 3V, Not Switching, RT = 174k (MP) VBIAS = 0V, Not Switching, RT = 174k 5 VIN 36, IOUT = 1A, VOUT = 3.3V, COUT = 51F VIN = 24V, 0 IOUT 2A, VOUT = 3.3V, COUT = 51F VIN = 24V, IOUT = 2A, VOUT = 3.3V, COUT = 51F RT = 113k, COUT = 51F VIN = 36V, VOUT = 0V COUT = 51F
l l l

The l denotes the specications which apply over the full operating temperature range, otherwise specications are at TA = 25C. VIN = 10V, VRUN/SS = 10V, VBIAS = 3V, RT = 60.4k, COUT = 4.7F unless otherwise specied.
CONDITIONS
l

MIN 3.6

TYP 0.8 10

MAX 36

UNITS V V V k

42.2 0 0.1 25 25 85 0.03 50 50 1 0.1 0.4 10 325 2.9 765 790 2.3 805 2.8 2 0.5 60 350 120 0.5 120 200 5

A A A A A A A A A % % mV kHz A mV V A

IQBIAS

BIAS Quiescent Current

l l

VOUT/VOUT VOUT/VOUT fSW ISC(OUT) VADJ VBIAS(MIN) IADJ IRUN/SS VIH(RUN/SS) VIL(RUN/SS) VPG(TH) IPGO IPGSINK VSYNCIL VSYNCIH ISYNCBIAS

Line Regulation Load Regulation Switching Frequency Output Short Circuit Current Voltage at ADJ Pin Minimum BIAS Voltage for Proper Operation Current Out of ADJ Pin RUN/SS Pin Current RUN/SS Input High Voltage RUN/SS Input Low Voltage PG Threshold PG Leakage PG Sink Current SYNC Input Low Threshold SYNC Input High Threshold SYNC Pin Bias Current

VOUT(AC_RMS) Output Ripple (RMS)

ADJ = 1V, COUT = 51F VRUN/SS = 2.5V COUT = 51F COUT = 51F VOUT Rising VPG = 30V VPG = 0.4V fSYNC = 550kHz, COUT = 51F fSYNC = 550kHz, COUT = 51F VSYNC = 0V 200 0.5 2.5

2 5 10 0.2 730 0.1 800 0.7 0.1 1

A V V mV A A V V A

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: The LTM8023E is guaranteed to meet performance specications from 0C to 85C ambient. Specications over the full 40C to 85C ambient operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM8023I is guaranteed to meet specications over the full 40C to 85C ambient operating temperature range. The LTM8023MP is guaranteed to meet specications over the full 55C to 125C temperature range. Note that the maximum internal temperature is determined by specic operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: COUT = 51F is composed of a 4.7F ceramic capacitor in parallel with a 47F electrolytic. Note 4: Guaranteed by design.

8023fc

LTM8023 TYPICAL PERFORMANCE CHARACTERISTICS


Efciency (8VOUT)
100 VOUT = 8V 90 80 EFFICIENCY (%) EFFICIENCY (%) 70 60 50 40 30 20 0.01 12VIN 24VIN 36VIN 0.1 OUTPUT CURRENT (A) 1
8023 G01

TA = 25C unless otherwise noted

Efciency (5VOUT)
90 VOUT = 5V 85 80 75 70 65 60 55 50 0.01 12VIN 24VIN 36VIN 0.1 OUTPUT CURRENT (A) 1
8023 G02

Efciency (3.3VOUT)
90 VOUT = 3.3V 85 80 EFFICIENCY (%) 75 70 65 60 55 50 0.01 5VIN 12VIN 24VIN 36VIN 0.1 OUTPUT CURRENT (A) 1
8023 G03

Minimum Required Input Voltage vs Output Voltage


20 18 16 INPUT VOLTAGE (V) 14 12 10 8 6 4 2 0 2 4 6 OUTPUT VOLTAGE (V) 8 10
8023 G04

36VIN Start-Up Waveforms (5VOUT)

36VIN Start-Up Waveforms (3.3VOUT)

IOUT = 2A VOUT 2V/DIV IIN 0.2A/DIV RUN/SS 5V/DIV VIN = 36V IOUT = 2A VBIAS = 3V 50s/DIV
8023 G05

OPERATING FREQUENCY AS RECOMMENDED IN TABLE 1

VOUT 2V/DIV IIN 0.2A/DIV RUN/SS 5V/DIV VIN = 36V IOUT = 2A VBIAS = 3V 50s/DIV
8023 G06

Input Current vs Output Current


1600 VOUT = 8V 1400 INPUT CURRENT (mA) INPUT CURRENT (mA) 1200 1000 800 600 400 200 0 0 500 1000 1500 OUTPUT CURRENT (mA) 12VIN 24VIN 36VIN 2000
8023 G07

Input Current vs Output Current


1200 VOUT = 5V 1000 INPUT CURRENT (mA) 800 600 400 200 0 0 500 1000 1500 OUTPUT CURRENT (mA) 2000
8023 G08

Input Current vs Output Current


2000 1800 1600 1400 1200 1000 800 600 400 200 0 0 500 1000 1500 OUTPUT CURRENT (mA) 2000
8023 G09

VOUT = 3.3V

12VIN 24VIN 36VIN

5VIN 12VIN 24VIN 36VIN

8023fc

LTM8023 TYPICAL PERFORMANCE CHARACTERISTICS


Output Short-Circuit Current vs Input Voltage
3200 3000 OUTPUT CURRENT (mA) BIAS CURRENT (mA) 2800 2600 2400 2200 2000 1800 1600 0 10 20 30 INPUT VOLTAGE (V) 40
8023 G10

TA = 25C unless otherwise noted Maximum Load Current vs Input Voltage (8VOUT)
2500

BIAS Current vs Load Current


30 25 20 15 10 5 0 0 500 1000 1500 LOAD CURRENT (mA) 2000
8023 G11

2000 LOAD CURRENT (mA)

3.3VOUT 5VOUT 8VOUT

1500

1000

500

0 0 10 20 30 INPUT VOLTAGE (V)

25C 40C 85C 40


8023 G13

Load Current vs Input Voltage (5VOUT)


2500 2500

Load Current vs Input Voltage (3.3VOUT)

2000 LOAD CURRENT (mA) LOAD CURRENT (mA) 25C 40C 85C 0 10 20 30 INPUT VOLTAGE (V) 40
8023 G14

2000

1500

1500

1000

1000

500

500

0 0 10 20 30 INPUT VOLTAGE (V)

25C 40C 85C 40


8023 G15

3.3VOUT Junction Temperature vs Load


50 45 40 TEMPERATURE RISE (C) 35 30 25 20 15 10 5 0 0 500 1000 1500 CURRENT (mA) 2000 12VIN 24VIN 36VIN 2500
8023 G16

5VOUT Junction Temperature vs Load


60 50 TEMPERATURE RISE (C) 40 30 20 10 0 0 500 1000 1500 CURRENT (mA) 2000 12VIN 24VIN 36VIN 2500
8023 G17

8VOUT Junction Temperature vs Load


80 70 TEMPERATURE RISE (C) 60 50 40 30 20 10 0 0 500 1000 1500 CURRENT (mA) 2000 16VIN 24VIN 36VIN 2500
8023 G18

8023fc

LTM8023 PIN FUNCTIONS


VIN (Bank 1): The VIN pin supplies current to the LTM8023s internal regulator and to the internal power switch. This pin must be locally bypassed with an external, low ESR capacitor of at least 2.2F . VOUT (Bank 2): Power Output Pins. Apply the output lter capacitor and the output load between these pins and GND pins. AUX (Pin F5): Low Current Voltage Source for BIAS. In many designs, the BIAS pin is simply connected to VOUT. The VAUX pin is internally connected to VOUT and is placed adjacent to the BIAS pin to ease printed circuit board routing. Although this pin is internally connected to VOUT, do NOT connect this pin to the load. If this pin is not tied to BIAS, leave it oating. BIAS (Pin G5): The BIAS pin connects to the internal power bus. Connect to a power source greater than 2.8V. If the output is greater than 2.8V, connect this pin there. If the output voltage is less, connect this to a voltage source between 2.8V and 16V. Also, make sure that BIAS + VIN is less than 56V. RUN/SS (Pin H5): Tie RUN/SS pin to ground to shut down the LTM8023. Tie to 2.5V or more for normal operation. If the shutdown feature is not used, tie this pin to the VIN pin. RUN/SS also provides a soft-start function; see the Applications Information section. GND (Bank 3): Tie these GND pins to a local ground plane below the LTM8023 and the circuit components. Return the feedback divider (RADJ) to this net. RT (Pin G7): The RT pin is used to program the switching frequency of the LTM8023 by connecting a resistor from this pin to ground. The Applications Information section of the data sheet includes a table to determine the resistance value based on the desired switching frequency. Minimize capacitance at this pin. SHARE (Pin F7): Tie this to the SHARE pin of another LTM8023 when paralleling the outputs. Otherwise, do not connect. SYNC (Pin G6): This is the external clock synchronization input. Ground this pin for low ripple Burst Mode operation at low output loads. Tie to a stable voltage source greater than 0.7V to disable Burst Mode operation. Do not leave this pin oating. Tie to a clock source for synchronization. Clock edges should have rise and fall times faster than 1s. See synchronizing section in Applications Information. PGOOD (Pin H6): The PGOOD pin is the open-collector output of an internal comparator. PG remains low until the ADJ pin is within 10% of the nal regulation voltage. PG output is valid when VIN is above 3.6V and RUN/SS is high. If this function is not used, leave this pin oating. ADJ (Pin H7): The LTM8023 regulates its ADJ pin to 0.79V. Connect the adjust resistor from this pin to ground. The value of RADJ is given by the equation RADJ = 394.21/(VOUT 0.79), where RADJ is in k.

8023fc

LTM8023 BLOCK DIAGRAM


VIN 0.1F 4.7H 4.7pF 499k 10F VOUT

AUX

BIAS

SHARE CURRENT MODE CONTROLLER PGOOD

RUN/SS

SYNC

GND

RT

ADJ
8023 BD

8023fc

LTM8023 OPERATION
The LTM8023 is a stand-alone nonisolated step-down switching DC/DC power supply. It can deliver up to 2A of DC output current with only bulk external input and output capacitors. This module provides a precisely regulated output voltage programmable via one external resistor from 0.8VDC to 10VDC. The input voltage range is 3.6V to 36V. Given that the LTM8023 is a step-down converter, make sure that the input voltage is high enough to support the desired output voltage and load current. A simplied Block Diagram is given on the previous page. The LTM8023 contains a current mode controller, power switching element, power inductor, power Schottky diode and a modest amount of input and output capacitance. The LTM8023 is a xed frequency PWM regulator. The switching frequency is set by simply connecting the appropriate resistor value from the RT pin to GND. An internal regulator provides power to the control circuitry. The bias regulator normally draws power from the VIN pin, but if the BIAS pin is connected to an external voltage higher than 2.8V, bias power will be drawn from the external source (typically the regulated output voltage). This improves efciency. The RUN/SS pin is used to place the LTM8023 in shutdown, disconnecting the output and reducing the input current to less than 1A. To further optimize efciency, the LTM8023 automatically switches to Burst Mode operation in light load situations. Between bursts, all circuitry associated with controlling the output switch is shut down reducing the input supply current to 50A in a typical application. The oscillator reduces the LTM8023s operating frequency when the voltage at the ADJ pin is low. This frequency foldback helps to control the output current during start-up and overload. The LTM8023 contains a power good comparator which trips when the ADJ pin is at 92% of its regulated value. The PG output is an open-collector transistor that is off when the output is in regulation, allowing an external resistor to pull the PG pin high. Power good is valid when the LTM8023 is enabled and VIN is above 3.6V.

APPLICATIONS INFORMATION
For most applications, the design process is straight forward, summarized as follows: 1. Look at Table 1 and nd the row that has the desired input range and output voltage. 2. Apply the recommended CIN, COUT, RADJ and RT values. 3. Connect BIAS as indicated. While these component combinations have been tested for proper operation, it is incumbent upon the user to verify proper operation over the intended systems line, load and environmental conditions. Capacitor Selection Considerations The CIN and COUT capacitor values in Table 1 are the minimum recommended values for the associated operating conditions. Applying capacitor values below those indicated in Table 1 is not recommended, and may result in undesirable operation. Using larger values is generally acceptable, and can yield improved dynamic response, if it is necessary. Again, it is incumbent upon the user to verify proper operation over the intended systems line, load and environmental conditions. Ceramic capacitors are small, robust and have very low ESR. However, not all ceramic capacitors are suitable. X5R and X7R types are stable over temperature and applied voltage and give dependable service. Other types, including Y5V and Z5U have very large temperature and voltage coefcients of capacitance. In an application circuit they may have only a small fraction of their nominal capacitance resulting in much higher output voltage ripple than expected.

8023fc

LTM8023 APPLICATIONS INFORMATION


Table 1. Recommended Compoment Values and Conguration (TA = 25C, IOUT = 2A)
VIN 3.6V to 36V 3.6V to 36V 3.6V to 36V 3.6V to 36V 3.6V to 36V 3.6V to 36V 3.6V to 36V 4.1V to 36V 5.5V to 36V 7.5V to 36V 3.6V to 15V 3.6V to 15V 3.6V to 15V 3.6V to 15V 3.6V to 15V 3.6V to 15V 3.6V to 15V 3.6V to 15V 5.5V to 15V 7.5V to 15V 9V to 24V 9V to 24V 9V to 24V 9V to 24V 9V to 24V 9V to 24V 9V to 24V 9V to 24V 9V to 24V 9V to 24V 14.5V to 24V 18V to 36V 18V to 36V 18V to 36V 18V to 36V 18V to 36V 18V to 36V 18V to 36V 18V to 36V 18V to 36V 18V to 36V 18V to 36V 20V to 36V 4.75V to 32V 7V to 31V 15V to 28V VOUT 0.82V 1.00V 1.20V 1.50V 1.80V 2.00V 2.20V 2.50V 3.30V 5.00V 0.82V 1.00V 1.20V 1.50V 1.80V 2.00V 2.20V 2.50V 3.30V 5.00V 0.82V 1.00V 1.20V 1.50V 1.80V 2.00V 2.20V 2.50V 3.30V 5.00V 8.00V 0.82V 1.00V 1.20V 1.50V 1.80V 2.00V 2.20V 2.50V 3.30V 5.00V 8.00V 10.00V 3.30V 5.00V 8.00V CIN 10F 10F 10F 10F 4.7F 2.2F 2.2F 2.2F 2.2F 2.2F 10F 10F 10F 10F 4.7F 2.2F 2.2F 2.2F 2.2F 2.2F 10F 10F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 10F 10F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F 2.2F COUT 200F 1206 147F 1206 100F 1206 100F 1206 100F 1206 68F 1206 47F 1206 47F 1206 22F 1206 10F 0805 200F 1206 147F 1206 100F 1206 100F 1206 100F 1206 68F 1206 47F 1206 47F 1206 22F 1206 10F 0805 200F 1206 147F 1206 100F 1206 100F 1206 100F 1206 68F 1206 47F 1206 47F 1206 22F 1206 10F 0805 10F 0805 200F 1206 147F 1206 100F 1206 100F 1206 100F 1206 68F 1206 47F 1206 47F 1206 22F 1206 10F 0805 10F 0805 10F 0805 22F 1206 10F 0805 10F 0805 RADJ 13M 1.87M 953k 549k 383k 324k 274k 226k 154k 93.1k 13M 1.87M 953k 549k 383k 324k 274k 226k 154k 93.1k 13M 1.87M 953k 549k 383k 324k 274k 226k 154k 93.1k 53.6k 13M 1.87M 953k 549k 383k 324k 274k 226k 154k 93.1k 53.6k 42.2k 154k 93.1k 53.6k BIAS 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V AUX AUX VIN VIN VIN VIN VIN VIN VIN VIN AUX AUX 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V AUX AUX AUX 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V 2.8V, <16V AUX AUX AUX AUX AUX AUX AUX fOPTIMAL (kHz) 250 300 350 400 450 450 500 550 650 650 350 400 450 450 450 450 500 550 650 650 250 300 450 450 450 450 500 550 650 650 650 250 300 350 400 450 450 450 500 650 800 650 615 550 800 800 RT(OPTIMAL) 150k 124k 105k 88.7k 79k 79k 69.8k 61.9k 49.9k 49.9k 105k 88.7k 79k 79k 79k 79k 69.8k 61.9k 49.9k 49.9k 150k 124k 79k 79k 79k 79k 69.8k 61.9k 49.9k 49.9k 49.9k 150k 124k 105k 88.7k 79k 79k 79k 69.8k 49.9k 39.2k 49.9k 54.9k 61.9k 39.2k 39.2k fMAX (kHz) 250 300 350 400 450 500 550 615 750 890 650 725 800 1000 1100 1200 1300 1450 1400 1200 250 450 500 615 700 750 800 890 1150 1000 800 250 300 350 400 450 500 550 615 750 890 800 750 800 1100 1600 RT(MIN) 150k 124k 105k 88.7k 79k 69.8k 61.9k 54.9k 42.2k 34.8k 49.9k 43.2k 39.2k 29.4k 26.7k 23.7k 21.0k 18.2k 19.6k 23.7k 150k 79k 69.8k 54.9k 44.2k 42.2k 39.2k 34.8k 25.5k 29.4k 39.2k 150k 124k 105k 88.7k 79k 69.8k 61.9k 54.9k 42.2k 34.8k 39.2k 42.2k 39.2k 26.7k 15.8k
8023fc

LTM8023 APPLICATIONS INFORMATION


Ceramic capacitors are also piezoelectric. In Burst Mode operation, the LTM8023s switching frequency depends on the load current, and can excite a ceramic capacitor at audio frequencies, generating audible noise. Since the LTM8023 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear. If this audible noise is unacceptable, use a high performance electrolytic capacitor at the output. The input capacitor can be a parallel combination of a 2.2F ceramic capacitor and a low cost electrolytic capacitor. A nal precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LTM8023. A ceramic input capacitor combined with trace or cable inductance forms a high Q (under damped) tank circuit. If the LTM8023 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the devices rating. This situation is easily avoided; see the Hot-Plugging Safely section. Frequency Selection The LTM8023 uses a constant frequency PWM architecture that can be programmed to switch from 200kHz to 2.4MHz by using a resistor tied from the RT pin to ground. Table 2 provides a list of RT resistor values and their resultant frequencies.
Table 2. Switching Frequency vs RT Value
SWITCHING FREQUENCY (MHz) 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 RT VALUE (k) 187 121 88.7 68.1 56.2 46.4 40.2 34 29.4 23.7 19.1 16.2 13.3 11.5 9.76 8.66

Operating Frequency Tradeoffs It is recommended that the user apply the optimal RT value given in Table 1 for the input and output operating condition. System level or other considerations, however, may necessitate another operating frequency. While the LTM8023 is exible enough to accommodate a wide range of operating frequencies, a haphazardly chosen one may result in undesirable operation under certain operating or fault conditions. A frequency that is too high can reduce efciency, generate excessive heat or even damage the LTM8023 if the output is overloaded or short circuited. A frequency that is too low can result in a nal design that has too much output ripple or too large of an output capacitor. The maximum frequency (and attendant RT value) at which the LTM8023 should be allowed to switch is given in Table 1 in the f(MAX) column, while the recommended frequency (and RT value) for optimal efciency over the given input condition is given in the fOPTIMAL column. There are additional conditions that must be satised if the synchronization function is used. Please refer to the Synchronization section for details. BIAS Pin Considerations The BIAS pin is used to provide drive power for the internal power switching stage and operate internal circuitry. For proper operation, it must be powered by at least 2.8V. If the output voltage is programmed to be 2.8V or higher, simply tie BIAS to VOUT. If VOUT is less than 2.8V, BIAS can be tied to VIN or some other voltage source. In all cases, ensure that the maximum voltage at the BIAS pin is both less than 16V and the sum of VIN and BIAS is less than 56V. If BIAS power is applied from a remote or noisy voltage source, it may be necessary to apply a decoupling capacitor locally to the LTM8023. Load Sharing Two or more LTM8023s may be paralleled to produce higher currents. To do this, tie the VIN, ADJ, VOUT and SHARE pins of all the paralleled LTM8023s together. To ensure

8023fc

10

LTM8023 APPLICATIONS INFORMATION


that paralleled modules start up together, the RUN/SS pins may be tied together, as well. If the RUN/SS pins are not tied together, make sure that the same valued soft-start capacitors are used for each module. An example of two LTM8023 modules congured for load sharing is given in the Typical Applications section. Burst Mode Operation To enhance efciency at light loads, the LTM8023 automatically switches to Burst Mode operation which keeps the output capacitor charged to the proper voltage while minimizing the input quiescent current. During Burst Mode operation, the LTM8023 delivers single cycle bursts of current to the output capacitor followed by sleep periods where the output power is delivered to the load by the output capacitor. In addition, VIN and BIAS quiescent currents are reduced to typically 20A and 50A respectively during the sleep time. As the load current decreases towards a no load condition, the percentage of time that the LTM8023 operates in sleep mode increases and the average input current is greatly reduced, resulting in higher efciency. Burst Mode operation is enabled by tying SYNC to GND. To disable Burst Mode operation, tie SYNC to a stable voltage above 0.7V. Do not leave the SYNC pin oating. Minimum Input Voltage The LTM8023 is a step-down converter, so a minimum amount of headroom is required to keep the output in regulation. In addition, the input voltage required to turn on is higher than that required to run, and depends upon whether the RUN/SS is used. As shown in Figure 2, it takes only about 3.5VIN for the LTM8023 to run a 3.3V output at light load. If RUN/SS is pulled up to VIN, it takes 5.5VIN to start. If the LTM8023 is enabled via the RUN/SS pin, the minimum voltage to start at light loads is lower, about 4.5V. A similar curve for 5VOUT operation is also provided in Figure 2. Soft-Start The RUN/SS pin can be used to soft-start the LTM8023, reducing the maximum input current during start-up.
2ms/DIV
8023 F03

6.0 5.5 INPUT VOLTAGE (V) 5.0 4.5 RUN/SS ENABLED 4.0 3.5 3.0 0 VOUT = 3.3V TA = 25C f = 650kHz 500 1000 1500 LOAD CURRENT (mA) 2000 TO START

TO RUN

7.5

7.0 INPUT VOLTAGE (V)

6.5

TO START

6.0

RUN/SS ENABLED

5.5 TO RUN 0 500 1000 LOAD CURRENT (mA)

5.0

VOUT = 5V TA = 25C f = 650kHz 1500 2000


8023 F02

Figure 2. The LTM8023 Needs More Voltage to Start Than to Run

The RUN/SS pin is driven through an external RC lter to create a voltage ramp at this pin. Figure 3 shows the start-up and shutdown waveforms with the soft-start circuit. By choosing an appropriate RC time constant,

RUN 15k RUN/SS 0.22F GND

IL 1A/DIV

VRUN/SS 2V/DIV

VOUT 2V/DIV

Figure 3. To Soft-Start the LTM8023, Add a Resistor and Capacitor to the RUN/SS Pin
8023fc

11

LTM8023 APPLICATIONS INFORMATION


the peak start-up current can be reduced to the current that is required to regulate the output, with no overshoot. Choose the value of the resistor so that it can supply at least 20A when the RUN/SS pin reaches 2.5V. Synchronization The internal oscillator of the LTM8023 can be synchronized by applying an external 250kHz to 2MHz clock to the SYNC pin. Do not leave this pin oating. The resistor tied from the RT pin to ground should be chosen such that the LTM8023 oscillates 20% lower than the intended synchronization frequency (see the Frequency Selection section). The LTM8023 will not enter Burst Mode operation while synchronized to an external clock, but will instead skip pulses to maintain regulation. Shorted Input Protection Care needs to be taken in systems where the output will be held high when the input to the LTM8023 is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is diode OR-ed with the LTM8023s output. If the VIN pin is allowed to oat and the SHDN pin is held high (either by a logic signal or because it is tied to VIN), then the LTM8023s internal circuitry will pull its quiescent current through its internal power switch. This is ne if your system can tolerate a few milliamps in this state. If you ground the SHDN pin, the internal power switch current will drop to essentially zero. However, if the VIN pin is grounded while the output is held high, then parasitic diodes inside the LTM8023 can pull large currents from the output through the VIN pin. Figure 4 shows a circuit that will run only when the input voltage is present and that protects against a shorted or reversed input. PCB Layout Most of the headaches associated with PCB layout have been alleviated or even eliminated by the high level of integration of the LTM8023. The LTM8023 is nevertheless a switching power supply, and care must be taken to minimize EMI and ensure proper operation. Even with the
VOUT COUT CIN VIN VIN VIN RUN/SS LTM8023 VOUT AUX BIAS VOUT

RT SYNC GND

ADJ
8023 F04

Figure 4. The Input Diode Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output. It Also Protects the Circuit from a Reversed Input. The LTM8023 Runs Only When the Input is Present.

high level of integration, you may fail to achieve specied operation with a haphazard or poor layout. See Figure 5 for a suggested layout. Ensure that the grounding and heatsinking are acceptable. A few rules to keep in mind are: 1. Place the RADJ and RT resistors as close as possible to their respective pins. 2. Place the CIN capacitor as close as possible to the VIN and GND connection of the LTM8023. 3. Place the COUT capacitor as close as possible to the VOUT and GND connection of the LTM8023.
GND RT SHARE SYNC PGOOD RUN/SS AUX BIAS RADJ

8023 F05

Figure 5. Layout Showing Suggested External Components, GND Plane and Thermal Vias

8023fc

12

LTM8023 APPLICATIONS INFORMATION


4. Place the CIN and COUT capacitors such that their ground current ow directly adjacent or underneath the LTM8023. 5. Connect all of the GND connections to as large a copper pour or plane area as possible on the top layer. Avoid breaking the ground connection between the external components and the LTM8023. 6. Use vias to connect the GND copper area to the boards internal ground plane. Liberally distribute these GND vias to provide both a good ground connection and thermal path to the internal planes of the printed circuit board. Hot-Plugging Safely The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitor of LTM8023. However, these capacitors can cause problems if the LTM8023 is plugged into a live supply (see Linear Technology Application Note 88 for a complete discussion). The low loss ceramic capacitor combined with stray inductance in series with the power source forms an underdamped tank circuit, and the voltage at the VIN pin of the LTM8023 can ring to twice the nominal input voltage, possibly exceeding the LTM8023s rating and damaging the part. If the input supply is poorly controlled or the user will be plugging the LTM8023 into an energized supply, the input network should be designed to prevent this overshoot. Figure 6 shows the waveforms that result when an LTM8023 circuit is connected to a 24V supply through six feet of 24-gauge twisted pair. The rst plot is the response with a 2.2F ceramic capacitor at the input. The input voltage rings as high as 35V and the input current peaks at 20A. One method of damping the tank circuit is to add another capacitor with a series resistor to the circuit. In Figure 6b an aluminum electrolytic capacitor has been added. This capacitors high equivalent series resistance damps the circuit and eliminates the voltage overshoot. The extra capacitor improves low frequency ripple ltering and can slightly improve the efciency of the circuit, though it is likely to be the largest component in the circuit. An alternative solution is shown in Figure 6c. A 0.7 resistor is added in series with the input to eliminate the voltage overshoot (it also reduces the peak input current). A 0.1F capacitor improves high frequency ltering. This solution is smaller and less expensive than the electrolytic capacitor. For high input voltages its impact on efciency is minor, reducing efciency less than one-half percent for a 5V output at full load operating from 24V. Thermal Considerations The LTM8023 output current may need to be derated if it is required to operate in a high ambient temperature or deliver a large amount of continuous power. The amount of current derating is dependent upon the input voltage, output power and ambient temperature. The derating curves given in the Typical Performance Characteristics section can be used as a guide. These curves were generated by a LTM8023 mounted to a 33cm2 4-layer FR4 printed circuit board. Boards of other sizes and layer count can exhibit different thermal behavior, so it is incumbent upon the user to verify proper operation over the intended systems line, load and environmental operating conditions. The die temperature of the LTM8023 must be lower than the maximum rating of 125C, so care should be taken in the layout of the circuit to ensure good heat sinking of the LTM8023. To estimate the junction temperature, approximate the power dissipation within the LTM8023 by applying the typical efciency stated in this data sheet to the desired output power, or, if you have an actual module, by taking a power measurement. Then calculate the temperature rise of the LTM8023 junction above the surface of the printed circuit board by multiplying the modules power dissipation by the thermal resistance. The actual thermal resistance of the LTM8023 to the printed circuit board depends upon the layout of the circuit board, but the thermal resistance given with the Pin Conguration, which is based upon a 33cm2 4-layer FR4 PC board, can be used a guide. Finally, be aware that at high ambient temperatures the internal Schottky diode will have signicant leakage current (see Typical Performance Characteristics) increasing the quiescent current of the LTM8023.

8023fc

13

LTM8023 APPLICATIONS INFORMATION


CLOSING SWITCH SIMULATES HOT PLUG IIN VIN LTM8023 DANGER VIN 20V/DIV RINGING VIN MAY EXCEED ABSOLUTE MAXIMUM RATING

+
4.7F

LOW IMPEDANCE ENERGIZED 24V SUPPLY

STRAY INDUCTANCE DUE TO 6 FEET (2 METERS) OF TWISTED PAIR

IIN 10A/DIV 20s/DIV

(6a)
0.7 LTM8023 VIN 20V/DIV

+
0.1F 4.7F IIN 10A/DIV

(6b)

20s/DIV

LTM8023

VIN 20V/DIV

22F 35V AI.EI.

+
4.7F IIN 10A/DIV

(6c)

20s/DIV

8023 F06

Figure 6. A Well Chosen Input Network Prevents Input Voltage Overshoot and Ensures Reliable Operation When the LTM8023 is Connected to a Live Supply

8023fc

14

LTM8023 TYPICAL APPLICATIONS


0.82V Step-Down Converter
VIN* 3.6V TO 15V 10F VIN BIAS RUN/SS AUX LTM8023 SHARE PGOOD ADJ RT GND SYNC
8023 TA02

VOUT 200F

VOUT 0.82V 2A

105k

13M

*RUNNING VOLTAGE RANGE. PLEASE REFER TO APPLICATIONS INFORMATION FOR START-UP DETAILS

1.8V Step-Down Converter


VIN* 3.6V TO 15V 4.7F VIN BIAS RUN/SS AUX LTM8023 SHARE PGOOD ADJ RT GND SYNC
8023 TA03

VOUT 100F

VOUT 1.8V 2A

79k

383k

*RUNNING VOLTAGE RANGE. PLEASE REFER TO APPLICATIONS INFORMATION FOR START-UP DETAILS

8023fc

15

LTM8023 TYPICAL APPLICATIONS


2.5V Step-Down Converter
VIN* 4.5V TO 36VDC 2.2F RUN/SS SHARE LTM8023 3.3V BIAS PGOOD ADJ RT GND SYNC
8023 TA04

VIN

VOUT 47F AUX

VOUT 2.5V 2A

61.9k

226k

*RUNNING VOLTAGE RANGE. PLEASE REFER TO APPLICATIONS INFORMATION FOR START-UP DETAILS

5V Step-Down Converter
VIN* 7.5V TO 36VDC 2.2F RUN/SS VIN VOUT AUX BIAS 10F VOUT 5V 2A

LTM8023 SHARE PGOOD ADJ RT GND SYNC


8023 TA05

49.9k

93.1k

*RUNNING VOLTAGE RANGE. PLEASE REFER TO APPLICATIONS INFORMATION FOR START-UP DETAILS

8023fc

16

LTM8023 TYPICAL APPLICATIONS


5V Positive to Negative Converter
VIN* 7V TO 31V VIN RUN/SS VOUT AUX BIAS LOAD CURRENT (mA) 2000 2500

5V Positive to Negative Converter Load Current vs Input Voltage

LTM8023 2.2F SHARE PGOOD ADJ RT 39.2k GND SYNC


8023 TA06

1500

10F

1000

500 93.1k 0 5V 0 10 20 30 INPUT VOLTAGE (V) 40


8023 TA06b

*RUNNING VOLTAGE RANGE. PLEASE REFER TO APPLICATIONS INFORMATION FOR START-UP DETAILS

Two LTM8023s in Parallel, 3.3V at 4A


VIN* 6.5V TO 36V VIN VOUT AUX RUN/SS LTM8023 SHARE 2.2F RT SYNC GND 49.9k 76.8k PGOOD ADJ BIAS VOUT 3.3V 4A

VIN 2.2k RUN/SS LTM8023 SHARE 2.2F 0.22F

VOUT AUX BIAS 47F

PGOOD ADJ

RT SYNC GND
8023 TA08

49.9k *RUNNING VOLTAGE RANGE. PLEASE REFER TO APPLICATIONS INFORMATION FOR START-UP DETAILS

8023fc

17

LGA Package 50-Lead (11.25mm 9.00mm 2.82mm)


(Reference LTC DWG # 05-08-1804 Rev B)

aaa Z

LTM8023

PACKAGE DESCRIPTION

bbb Z

PAD 1 CORNER
Z

4.445

3.175

1.905

0.635

0.000

0.635

1.905

3.175

4.445

0.9525

SUGGESTED PCB LAYOUT TOP VIEW

0.635

0.3175

18
X Y

11.25 BSC 2.72 2.92 7 6 0.605 0.665 9.00 BSC 0.27 0.37 2.45 2.55 MOLD CAP SUBSTRATE 7.62 BSC 5 4 3 2 1.27 BSC 1
aaa Z

8.89 BSC 0.605 0.665

DETAIL A

PACKAGE TOP VIEW


H DETAIL A PACKAGE SIDE VIEW
3

PADS SEE NOTES

C PACKAGE BOTTOM VIEW

C(0.30) PAD 1

NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994 2. ALL DIMENSIONS ARE IN MILLIMETERS 3 4 LAND DESIGNATION PER JESD MO-222, SPP-010 AND SPP-020 DETAILS OF PAD #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PAD #1 IDENTIFIER MAY BE EITHER A MOLD OR A MARKED FEATURE

3.810

2.540

1.270

5. PRIMARY DATUM -Z- IS SEATING PLANE 6. THE TOTAL NUMBER OF PADS: 50


LTMXXXXXX MModule

000

0.3175

0.3175

1.270

SYMBOL TOLERANCE aaa 0.15 bbb 0.10


TRAY PIN 1 BEVEL PACKAGE IN TRAY LOADING ORIENTATION
LGA 50 0507 REV B

2.540

3.810

8023fc

LTM8023 PACKAGE DESCRIPTION


Table 3. Pin Assignment (Sorted by Pin Number)
PIN A1 A2 A3 A4 A5 A6 A7 B1 B2 B3 B4 B5 B6 B7 C1 C2 C3 C4 C5 C6 C7 D1 D2 D3 D4 SIGNAL DESCRIPTION VOUT VOUT VOUT VOUT GND GND GND VOUT VOUT VOUT VOUT GND GND GND VOUT VOUT VOUT VOUT GND GND GND GND GND GND GND PIN D5 D6 D7 E1 E2 E3 E4 E5 E6 E7 F5 F6 F7 G1 G2 G3 G5 G6 G7 H1 H2 H3 H5 H6 H7 SIGNAL DESCRIPTION GND GND GND GND GND GND GND GND GND GND AUX GND SHARE VIN VIN VIN BIAS SYNC RT VIN VIN VIN RUN/SS PGOOD ADJ

8023fc

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

19

LTM8023 TYPICAL APPLICATION


VIN* 5.5V TO 36V VIN RUN/SS VOUT AUX BIAS VOUT 3.3V 2A

LTM8023 2.2F SHARE ADJ RT 49.9k GND SYNC


8023 TA07

22F

154k

*RUNNING VOLTAGE RANGE. PLEASE REFER TO APPLICATIONS INFORMATION FOR START-UP DETAILS

RELATED PARTS
PART NUMBER LTM4600/LTM4602 LTM4601/LTM4603 LTM4604 LTM8020 LTM8022 DESCRIPTION 10A and 6A DC/DC Module 12A and 6A DC/DC Module 4A, Low VIN DC/DC Module 200mA, 36V DC/DC Module 1A, 36V DC/DC Module COMMENTS Pin Compatible, 4.5V VIN 28V, 15mm 15mm 2.8mm LGA Package Pin Compatible; Remote Sensing; PLL, Tracking and Margining, 4.5V VIN 28V 2.375V VIN 5.5V, 0.8V VOUT 5V, 9mm 15mm 2.3mm LGA Package 4V VIN 36V, 1.25V VOUT 5V, 6.25mm 6.25mm 2.32mm LGA Package 3.6V VIN 36V, 0.8V VOUT 10V, 11.25mm 9mm 2.82mm LGA Package

8023fc

20 Linear Technology Corporation


(408) 432-1900

LT 0109 REV C PRINTED IN USA

1630 McCarthy Blvd., Milpitas, CA 95035-7417


FAX: (408) 434-0507 www.linear.com
LINEAR TECHNOLOGY CORPORATION 2007

You might also like