Name: Santhosh R Mobile: +919591225098

Passport No: J5685279 (valid till 2021) E-mail: santhosh.rajendra89@gmail.com

Objective:
Intend to build a career with in an esteemed organisation with committed & dedicated people, which will help me to
explore myself fully and realize my potential. Willing to work as a key player in challenging & creative environment,
gaining expertise in related areas and leverage it to the advantage of the company.
Summary
Sr.Product Engineer in Aristos ems from Jan 2017 to till date.
5 .9 years of experience in Design and Product Engineering.
Performed New product Engineering, DFM, Value engineering - Engaged early with Component Engineering,
Hardware engineering and influenced on component selection, process efficiency, and design changes for
clients. BOM structuring and BOM risk Management.
Design tools proficiency (DFM, schematic, CAD, Assessed CM and supply chain technical capability gaps in
team
Creating, analysing, and releasing product documentation, Cost avoidance (pre-A0) and sustaining cost
reduction
Technical lifecycle management (defect reduction team participation, new component qualification, etc.), Mfg.
(Process) FMEA review, Design FMEA engagement and review, participated in CFT meeting to improve the
process design Customer Audit (CA) process at OEM sites .
Maintains and defines library symbols and footprints per electrical engineering guidelines.
Prepares detailed layouts of the printed circuit board and establishes all electrical functionality. Generates the
assembly drawings and prepares parts list.
Generates and checks all output files for the complete fabrication of the printed circuit board including Gerber
files, IPC netlist, drill files, etc.
Interfaces with PCB manufacturers to resolve any problems related to design.
Interfaces with mechanical and electrical engineering to establish physical and electrical parameters to meet
packaging requirements. Reviews electronic schematic data for initial appraisal of proposed design and
estimates hours to completion.
Reviews all support documentation and proposed changes to PC boards. Prepares mechanical layouts as
required to establish design concepts related to PC board layouts, fabrication, and assembly documentation.
Resolves technical issues related to PCB design and assists design group with solutions. Reports status of work
in process as required by supervisor.
Sr.Systems engineer with 5 years of experience in Hardware design and implementation.
Worked on Hardware and software design and Development using OR cad ,Pspice Altera
Well experienced in Hardware and software design Analog and digital (VHDL ,C)
Involved in Board design expertise (DDR3, DDR4, Serdes - PCIe,), Signal Integrity skills and using Sigrity
Involved in operation of electronic test equipment to functionally test and troubleshoot avionics /electrical
Printed Circuit Boards or systems. .
Hands on' working experience in firmware development platforms: VHDL
Hands-on experience with test equipment (Oscilloscopes, Function Generators, Variable loads, Logic analyzer,
Data Acquisition)
Knowledge on Uart, I2C, CAN, RS232/422, BPI/SPI flash, DDR3,Jtag,Do-245 Standards ,Mil Std,VHDL,
Schematics/Layout Design on Signal Integrity skills , Document Board validation Plan/Results , Auto Cad,
familiar with EMI/EMC Standards, Experienced with client site work environment.

Career Profile
Dates Organization Role
Jan 2017 to till date Aristos EMS Sr.Product Engineer
Jan 2014 to Dec 2016 LRDE, Bangalore Sr.Systems Engineer
September 2011 to Jan 2014 BEL , Bangalore Project engineer

Page 1 of 5
Qualifications
Degree and Date Institute Major and Specialization
Bachelor Of PES Institute of Technology,
Electricals and Electronics
Engineering, May-2011 Bangalore
Shesdripuram composite pre
Puc ,April 2007 Physics,Chemistry,Maths,Electronics
University college, Bangalore
10th Standard, Kumara park high school,
Sanskrit, English, Mathematics, Science
April -2005 Bangalore

Technical Skill Set

Operating System Sun Solaris (UNIX), Linux, Windows 98/2000/XP/7/8

Hardware Design Language VHDL

Assembly Language 8051,ARM Processors

Scripting Language C,

Simulation Tools VCS (Synopsys),Or cad

Synthesis Tools Xilinix,Altera

Formal Verification Tools Matlab and Simulink

STA Tools Prime Time (Synopsys)

Other Tools Orcad,Autocad, PSpice(Cadence), HSpice (Synopsys)

Assignments

The details of the various assignments that I have handled are listed here, in chronological order.

Present in Aristos ems Responsibilities

In charge of Process team, Production team, document team and SMT Team, Project Management team
Performed New product Engineering, DFM, Value engineering - Engaged early with Component Engineering,
Hardware engineering and influenced on component selection, process efficiency, and design changes for
clients, quality inspections
BOM structuring and BOM risk Management.
Design tools proficiency (DFM, schematic, CAD, Assessed CM and supply chain technical capability gaps in
team
Creating, analysing, and releasing product documentation, Cost avoidance (pre-A0) and sustaining cost
reduction for
Technical lifecycle management (defect reduction team participation, new component qualification, etc), Mfg.
(Process) FMEA review, Design FMEA engagement and review, participated in CFT meeting to improve the
process design.
Prepares detailed layouts of the printed circuit board and establishes all electrical functionality. Generates the
assembly drawings and prepares parts list.
Generates and checks all output files for the complete fabrication of the printed circuit board including Gerber
files, IPC netlist, drill files, etc.
Interfaces with PCB manufacturers to resolve any problems related to design.
Interfaces with mechanical and electrical engineering to establish physical and electrical parameters to meet
packaging requirements. Reviews electronic schematic data for initial appraisal of proposed design and
estimates hours to completion. Reviews all support documentation and proposed changes to PC boards.

Project 1:

Project Name Atulya(Air Defence Fire Control Radar)

Page 2 of 5
 Duration From Nov 2014 to Dec 2016
Client Army
Line of business (LOB) Defence systems
About the project 3d tactical radar
Role Sr.Systems Engineer
Team Size 4
Architecture design for various sub-module
Creation of Design document
RTL Coding using VHDL
Running sanity simulation using test-bench.
USB design and Ethernet design and coding, RS232/422, SPI/BPI
flash,Hardware and software design PLC, DDR3, DDR4,Rf designs
Kintex 7 hardware design its peripherals and coding using VHDL and
Embedded c. Waveform generation which includes mat lab modeling and
coding ,Digital and analog designing circuits
Software design includes Assembly language programming, Hardware
design includes Circuit Design, Board Layout, Programmable logic
device programming using Xilinx tool and Quartus Altera
Board design expertise (DDR3, DDR4, Serdes - PCIe, XAUI..etc),
Signal Maintains and defines library symbols and footprints per
electrical engineering guidelines.
Prepares detailed layouts of the printed circuit board and establishes
all electrical functionality. Generates the assembly drawings and
Activities
prepares parts list.
Generates and checks all output files for the complete fabrication of
the printed circuit board including Gerber files, IPC netlist, drill
files, etc.
Interfaces with PCB manufacturers to resolve any problems related
to design.
Interfaces with mechanical and electrical engineering to establish
physical and electrical parameters to meet packaging requirements.
Reviews electronic schematic data for initial appraisal of proposed
design and estimates hours to completion.
Reviews all support documentation and proposed changes to PC
boards. Prepares mechanical layouts as required to establish design
concepts related to PC board layouts, fabrication, and assembly
documentation. Resolves technical issues related to PCB design
and assists design group with solutions. Reports status of work in
process as required by supervisor.

Hardware : Linux/Windows 7
Technical Platform Language : VHDL
EDA Tools : Or cad ,Xilinix,Altera,Matlab-Simulink
Location LRDE, Bangalore

Project 2:

Project Name Flycatcher

Duration From Dec 2013 to Nov 2014
Client Army
Team Size 4
Line of business (LOB) Defence Systems
Activities Hardware and software design Analog and digital
Hardware design includes Circuit Design, Board Layout, Programmable logic
device programming using Quartus Altera Analog and digital of L70 Bofor
guns, GDR, and Timing and waveform generation. RF designs for radars
Board design expertise Signal Integrity skills and using Sigrity Involved in
Page 3 of 5
 operation of electronic test equipment to functionally test and troubleshoot
avionics/electrical Printed Circuit Boards or systems.
Validating Electronic Circuit Design concepts using SPICE
Schematic Design, PCB-FPC Design, Protocols (RS232-485, Zigbee, High
Speed USB, SPI, I2C, PCIe, Ethernet), Home Automation, Vehicle
Surveillance. Digital and analog designing circuits
Bench skills and debugging experience with ability to build simple test jigs
and automation.Experience on High-Speed 8 layers (or more)

Role Systems Engineer

Hardware : Linux/Windows 7
Language : VHDL
Technical Platform EDA Tools : Altera for coding design
Mat lab and Simulink (for Static Timing Analysis) and
Orcad to product design of hardware design of analog and
digital
Location BEL, Bangalore

Project 3:

Project Name RTL Design of H.264 Video Decoder and Implementation

Duration From Dec 2012 to Nov 2013
Client Army (Internal Project)
Line of business of the
Video Decoder IP Development
client
H264 is a standard for video compression ,the IP development of the H264
base line profile Decoder, which includes design, Verification, Synthesis,
About the project STA and validating the above IP in FPGA board. Synthesis of the H.264
Decoder with the area constrain of 250K Gates and timing Constrain of
10nsec (Speed of 100MHZ) using TSMC 65nm technology library.
Team Size 4
Role RTL Designer/Implementation Engineer
Understanding Reference Picture Management (RPM) block from
H264 decoder specification manual.
Feature extraction of the Reference Picture Management (RPM) from
H264 decoder specification manual.
Developing architecture and writing Verilog code for Reference Picture
Management.
Verifying the functionality from one frame to multiple frames Using
Verilog test bench.
Feature extraction of the Luma/Chroma sample interpolation block
(Sub Block of inter Prediction) from H264 decoder specification
Activities manual.
Developing architecture and writing Verilog code for Luma/Chroma
sample interpolation.
Verifying the functionality from one Macro Block to multiple Macro
Block Using Verilog test bench.
Environment Creation for Synthesis
Writing the Script for Synthesis
Synthesis the RTL of H.264 video Decoder & writing Netlist
Analyze timing and Area report
Performing the Formal verification between RTL and Netlist

Hardware : Linux
Language : VHDL
Technical Platform
EDA Tools : Synopsys VCS, Atrenta
Synopsys Design Compiler, Formality and Prime Time
Page 4 of 5
 Location BEL, Bangalore

Project 4:

Project Name Digital block design and back end Implementation

Duration From Sept 2011 to Dec 2012
Client LRDE
Line of business (LOB)
Defence
of the client
Design of Digital block for the chip MIC2870 and its contain following
About the project blocks I2C slave interface, Core register Bank, deglitching logic
and Control logic
Role ASIC Front End design Engineer
Communicating with the Client for Understanding the Specification and
their requirement related to Device (LED Driver CHIP).
Architecture design for I2C Slave interface block and core register Bank
Creation of Design document
Activities RTL Coding using VHDL
Module level verification using test-bench in Verilog HDL
RTL synthesis (including Clock gating)
Formal verification using LEC
Post-Layout STA and fixing setup/hold violation
Hardware : Windows 2000/XP
Language : VHDL
Technical Platform
EDA Tools : Cadence RTL Compiler,
Cadence LEC and Cadence ETS
Location BEL,Bangalore

Personal Details

Date of Birth 14-08-1989

Fathers Name Late K R Rajendra
Place of Birth Kadur,Chikkamangalur
Marital Status Single
Sex Male
Nationality Indian

Communication Address Details

Present Address Permanent Address

Santhosh R Santhosh R
No 30 4th Cross B Main , No 30 4th Cross B Main ,
Muneshwara block, P G Halli, Muneshwara block, P G Halli,
Bangalore-560003 Bangalore-560003

Page 5 of 5