Design With PIN Diodes 200312D PDF

APPLICATION NOTE
Design With PIN Diodes

Introduction
The PIN diode finds wide usage in RF, UHF, and microwave
circuits. At these types of frequencies, a PIN diode is
fundamentally a device with an impedance controlled by its DC
excitation. A unique feature of the PIN diode is its ability to control
large amounts of RF power with much lower levels of DC.
This Application Note describes the use of PIN diodes in circuit
design.
PIN Diode Fundamentals

The PIN diode is a current-controlled resistor at radio and
microwave frequencies. It is a silicon semiconductor diode in Figure 1. PIN Diode Cross-Section
which a high-resistivity, intrinsic I region is sandwiched between a
P-type and N-type region. When the PIN diode is forward biased,
There is a common misconception that carrier lifetime, , is the
holes and electrons are injected into the I region. These charges
only parameter that determines the lowest frequency of operation
do not immediately annihilate each other; instead they stay alive
and the distortion produced. This is indeed a factor, but equally
for an average time, called the carrier lifetime, t. This results in an
important is the thickness of the I region, W, which relates to the
average stored charge, Q, which lowers the effective resistance of
transit time frequency of the PIN diode.
the I region to a value RS.
When the PIN diode is at zero or reverse bias, there is no stored
charge in the I region and the diode appears as a capacitor, CT, Low-Frequency Model
shunted by a parallel resistance RP.
At low frequencies (below the transit time frequency of the
PIN diodes are described using the following parameters: I region) and DC, the PIN diode behaves like a silicon PN junction
RS series resistance under forward bias semiconductor diode. Its I-V characteristic (see Figure 2)
determines the DC voltage at the forward bias current level. PIN
CT total capacitance at zero or reverse bias
diodes are often rated for the forward voltage, VF, at a fixed DC
RD parallel resistance at zero or reverse bias bias.
VR maximum allowable DC reverse bias voltage The reverse voltage, VR, rating of a PIN diode is a guarantee from
carrier lifetime the manufacturer that no more than a specified amount, generally
10 A, of reverse current is present when VR is applied. It is not
AV average thermal resistance or:
necessarily the avalanche or bulk breakdown voltage, VB,
PD maximum average power dissipation determined by the I region width (approximately 10 V/mm). PIN
PULSE pulse thermal impedance or: diodes of the same bulk breakdown voltage may have different
voltage ratings. Generally, the lower the voltage rating, the less
PP maximum peak power dissipation
expensive the PIN diode.
By varying the I region width and diode area, it is possible to
construct PIN diodes of different geometries that result in the
same RS and CT characteristics. These devices may have similar
small signal characteristics. However, the thicker I region diode
would have a higher bulk, or RF breakdown voltage, and better
distortion properties. On the other hand, the thinner device would
have faster switching speed.
Skyworks Solutions, Inc. Phone [781] 376-3000 Fax [781] 376-3100 sales@skyworksinc.com www.skyworksinc.com
200312D Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice October 22, 2012 1
APPLICATION NOTE DESIGN WITH PIN DIODES
In commercially available diodes, the parasitic resistance of the

diode package and contacts limit the lowest resistance value. The
lowest impedance is affected by the parasitic inductance, L, which
is generally less than 1 nH.
Equation (2) is valid at frequencies higher than the I region
transmit time frequency, according to the following relationship:
1300
f > (where f is in MHz and W in m) (3)
W2
For this equation, it is assumed that the RF signal does not affect
the stored charge.
Zero or Reverse Bias Model

A
CT = (4)
W
Where: = dielectric constant of silicon
A = area of diode junction
Figure 2. Typical PIN Diode I-V Characteristics

Equation (4) is valid at frequencies above the dielectric relaxation
frequency of the I region, according to the following relationship:
Large Signal Model 1
f > (where is the resistivity of the I region) (5)
When the PIN diode is forward biased, the stored charge, Q, must 2
be much greater than the incremental stored charge added or
At lower frequencies, the PIN diode acts like a varactor. In these
removed by the RF current, IRF. To ensure this, the following
cases, the value RP is proportional to voltage and inversely
inequality must hold:
proportional to frequency. In most RF applications, its value is
I RF higher than the reactance of the capacitance, CT, and is less
Q >> (1)
2f significant.
Under reverse bias, the diode should not be biased beyond its DC
voltage rating, VR. The avalanche or bulk breakdown voltage, VB,
RF Electrical Modeling of the PIN Diode of a PIN diode is proportional to the I region width, W, and is
always higher than VR.
Forward Bias Model
In a typical application, the maximum negative voltage swing
W2
RS = ( ) should never exceed VB. An instantaneous excursion of the RF
(
n + p Q ) (2)
signal into the positive bias direction generally does not cause the
diode to go into conduction because of slow reverse to forward
Where: Q = IF (in coulombs) switching speed.
W = I region width
IF = forward bias current The DC reverse bias needed to maintain low PIN diode
= carrier lifetime conductance has been analyzed(1) and is related to the magnitude
n = electron mobility of the RF signal and I region width.
p = hole mobility
2 October 22, 2012 Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice 200312D
Switching Speed Model Thermal Model

The switching speed in any application depends on the driver The maximum allowable power dissipation, PD, is determined by
circuit as well as the PIN diode. Certain primary PIN properties can the following equation:
influence switching speed. TJ TA
A PIN diode has two switching speeds from forward bias to PD = (7)

reverse bias, TFR, and from reverse bias to forward bias, TRF. The
diode characteristic that affects TFR is , carrier lifetime. The value Where: PD = power dissipation in Watts.
of TFR may be computed from the forward current, IF, and the TJ = maximum allowable junction temperature (usually
initial reverse current, IR, as follows (and illustrated in Figure 3): 175 C)
I TA = ambient or heat sink temperature.
TFR = log e 1 + F (6)
IR Power dissipation may be computed as the product of the RF
current squared, multiplied by the diode resistance, RS.
Where TFR is measured in seconds.
For Continuous Wave (CW) applications, the value of thermal
resistance, , used is the average thermal resistance, AV.
In most pulsed RF and microwave applications where the Duty
Factor (DF) is less than 10 percent and the pulse width, TP, is less
than the thermal time constant of the diode, good approximation
of the effective value of in Equation (7) may be computed as
follows:
= DF AV + TP (8)
Where: = thermal resistance in C/W.
TP = thermal impedance of the diode for the time
interval corresponding to TP.
Figure 4 indicates how junction temperature is affected during a
pulsed RF application.
Figure 3. Diode Current vs Time
The reverse bias to forward bias time, TRF, depends primarily on I

region width, W, as indicated in the following Table of typical data:
To 10 mA To 50 mA To 100 mA
I-Width From: From: From:
(m) 10 V 100 V 10 V 100 V 10 V 100 V
(s) (s) (s) (s) (s) (s)
175 7.0 5.0 3.0 2.5 2.0 1.5
100 2.5 2.0 1.0 0.8 0.6 0.6
50 0.5 0.4 0.3 0.2 0.2 0.1
Figure 4. Power Dissipation and Junction Temperature vs Time
PIN Diode Applications

Switches
PIN diodes are commonly used as switching elements to control
RF signals. In these applications, the PIN diode can be biased to
either a high or low impedance device state, depending on the
level of stored charge in the I region.
A simple untuned Single Pole, Single Throw (SPST) switch may be
designed using either a single series or shunt connected PIN
diode, as shown in Figure 5. The series connected diode switch is
commonly used when minimum insertion loss is required over a
broad frequency range. This design is also easier to physically
realize using printed circuit techniques, since no through holes are
required in the circuit board.
When VC1 is biased to 5 V and VC2 is Biased to 0 V, the PIN diode
is forward biased and appears as a low impedance to the RF
signal.
As current is increased in the forward direction, the value of RS
(series resistance) becomes lower and the overall insertion loss of
the switch is reduced. When the polarities of VC1 and VC2 are
reversed, the PIN diode appears as an open circuit or large
resistance with some associated reverse bias capacitance (CJ).
The insertion loss of the structure becomes high and most of the
energy is reflected back towards the RF source, isolation state.
So, by its nature this type of switch would be defined as a Figure 5. PIN Diode SPST Switches
reflective switch when in the zero or reverse biased state.
This particular bias circuitry offers the ability for the diode to be
either forward or reverse biased using a single positive control Series Connected Switch
voltage. A negative control voltage would normally have been Figure 6 shows two basic types of PIN diode series switches, a
required to provide a proper reverse bias on the diode in the Single-Pole, Single Throw (SPST) and a Single-Pole, Double-
isolation state. This technique eliminates the need for this Throw (SPDT) switch, commonly used in broadband designs. In
negative voltage while still improving overall device linearity while both cases, the diode is in a pass power condition when it is
only using a positive supply voltage. forward biased and presents a low forward resistance, RS,
However, a single shunt mounted diode produces higher isolation between the RF generator and load.
values across a wider frequency range and results in a design For a stop power condition, the diode is at zero or reverse bias
capable of handling more power since it is easier to heat sink the so that it presents a high impedance between the source and
diode. load. In series-connected switches, the maximum isolation
Multi-throw switches are more frequently used than single-throw obtainable depends primarily on the capacitance of the PIN diode,
switches. A simple multi-throw switch may be designed that uses while the insertion loss and power dissipation are functions of the
a series PIN diode in each arm adjacent to the common port. diode resistance. The principal operating parameters of a series
Improved performance is obtained by using compound switch can be obtained using the equations shown in the following
switches, which are combinations of series and shunt connected sections.
PIN diodes, in each arm.
For narrow-band applications, quarter-wave spaced multiple
diodes may also be used in various switch designs to obtain
improved operation. In the following section, each of these types
of switches are discussed in detail and design information is
provided to help select PIN diodes and to help predict circuit
performance.
Figure 7. Insertion Loss for PIN Diode Series Switch in a 50

System
Figure 6. SPST and SPDT Switch Schematics
Insertion Loss (Series Switch)

R
IL = 20 log 10 1 + S
2 Z0 (9)
Equation (9) computes insertion loss in dB for an SPST series
switch. The plot shown in Figure 7 illustrates insertion loss versus
resistance for a 50 impedance design. For multi-throw
switches, the insertion loss is slightly higher due to any mismatch
caused by the capacitance of the PIN diodes in the off arms. Figure 8. Isolation for an SPST Diode Series Switch in a 50
This additional insertion loss can be determined from Figure 10 System (Add 6 dB for Multi-Throw Switches [SPNTs])
after first computing the total shunt capacitance of all off arms
of the multi-throw switch.
Power Dissipation (Series Switch in Forward Bias)
Isolation (Series Switch)
[ ]
4 RS Z 0
PD = PAV (11)
Iso = 10 log 10 1 + (4fCZ 0 )2 (10) (2 Z 0 + RS )2
Equation (10) computes isolation in dB for an SPST diode switch. Where: PD = power dissipation in Watts
Add 6 dB for a Single-Pole, No-Throw (SPNT) switch to account for
For the condition: Z0 >> RS, this becomes:
the 50 percent voltage reduction across the off diode due to the
termination of the generator in its characteristic impedance. The RS
PD = PAV (12)
plot shown in Figure 8 illustrates isolation as a function of Z0
capacitance for a 50 impedance design.
Where the maximum available power (in Watts) is given by:
VG 2
PAV = (13)
4 Z0
It should be noted that Equations (11) and (12) apply only for
perfectly matched switches. For SWR () values other than unity,
multiply these equations by [2/(+ 1)]2 to obtain the maximum

required diode power dissipation rating.
Peak Current (Series Switch)

2 PAV 2
IP = (14)
Z0 + 1
Where IP = peak current in amps.
In the case of a 50 system, equation (14) reduces to:
PAV 2
IP = (15)
5 + 1
Peak RF Voltage (Series Switch)

VP = 8 Z0 PAV
2
VP = 2 Z 0 PAV (16)
+ 1
For a 50 system, Equation (16) becomes:
VP = 20 PAV Figure 9. Shunt Connected Switches 2-5
2
VP = 10 PAV (17)
+ 1
Shunt Connected Switch
Figure 9 shows two typical shunt-connected PIN diode switches.
These shunt diode switches offer high isolation for many
applications and, since the diode may be heat sunk at one
electrode, it is capable of handling more RF power than a diode in
a series type switch.
In shunt switch designs, the isolation and power dissipation are
functions of the diodes forward resistance, whereas the insertion
loss is primarily dependent on the capacitance of the PIN diode.
The principal operating parameters of a shunt switch can be
obtained using the equations shown in the following sections.
Insertion Loss (Shunt Switch)

[
IL = 10 log 10 1 + (fCT Z 0 )2 ] (18)
Equation (18) computes insertion loss in dB for both SPST and Figure 10. Insertion Loss For a Shunt PIN Switch in a 50
SPNT shunt switches. The plot shown in Figure 10 illustrates System
insertion loss versus frequency for a 50 impedance design.
Peak RF Current (Shunt Switch)

8 PAV
IP = (SPST)
Z0
2 PAV 2
IP =
Z0 + 1 (SPNT) (24)
Where IP = peak current in amps.
In the case of a 50 system, Equation (24) reduces to:
I P = 0.4 PAV (SPST)
2
I P = 0.2 PAV (SPNT) (25)
+ 1
Figure 11. Isolation for SPST Shunt PIN Switches in a 50 Peak RF Voltage (Shunt Switch)
System (Add 6 dB for Multi-Throw Switches [SPNTs])
2
VP = 2 Z 0 PAV
+ 1 (26)
Isolation (Shunt Switch)
For a 50 system, Equation (26) becomes:
Z
Iso = 20 log 10 1 + 0

2 RS 2
(19) VP = 10 PAV
+ 1 (27)
Equation (19) computes isolation in dB for an SPST shunt switch.
Add 6 dB to obtain the correct isolation for a multi-throw switch. Compound and Tuned Switches
The plot shown in Figure 11 illustrates isolation versus resistance In practice, it is usually difficult to achieve more than 40 dB
for a 50 impedance design. isolation using a single PIN diode, either in shunt or series, at RF
and higher frequencies. The causes of this limitation are generally
Power Dissipation (Shunt Switch in Forward Bias) radiation effects in the transmission medium and inadequate
shielding. To overcome this, there are switch designs that use
4 RS Z 0 combinations of series and shunt diodes (compound switches),
PD = PAV
(Z 0 + 2 RS )2 (20)
and switches that use resonant structures (tuned switches)
affecting improved isolation performance.
Where: PD = power dissipation in Watts
The two most common compound switch configurations are PIN
For the condition: Z0 >> RS, this becomes: diodes mounted in either ELL (series-shunt) or TEE designs, as
4 RS shown in Figure 12. In the insertion loss state for a compound
PD = PAV switch, the series diode is forward biased and the shunt diode is
Z0
(21) at zero or reverse bias. The reverse is true for the isolation state.
Where the maximum available power (in Watts) is given by: This adds some complexity to the bias circuitry in comparison to
VG 2 simple switches. A summary of formulas used to calculate
PAV = insertion loss and isolation for compound and simple switches is
4Z0 given in Table 1.
(22)
Power Dissipation (Shunt Switch in Reverse)

Z0
PD = PAV (23)
RP
Where: PD = power dissipation in Watts
RP = parallel resistance of reverse biased diode in
Figure 13 shows the performance of an ELL type switch, a diode

rated at 3.3 pF, maximum capacitance, and 0.25 with RS
maximum at 100 mA. In comparison, a simple series connected
using the same diode switch would have similar insertion loss to
the 100 MHz contour and the isolation would be 15 dB maximum
at 100 MHz, falling off at the rate of 6 dB per octave.
A tuned switch may be constructed by spacing two series diodes
or two shunt diodes a wavelength apart, as shown in Figure 14.
The resulting value of isolation in the tuned switch is twice that
obtainable in a single diode switch. The insertion loss of the tuned
series switch is higher than that of the simple series switch and
may be computed using the sum of the diode resistance as the RS
value in Equation (9). In the tuned shunt switch the insertion loss
may even be lower than in a simple shunt switch because of a
resonant effect of the spaced diode capacitances.
Quarter-wave spacing need not be limited to frequencies where
the wavelength is short enough to install a discrete length of line.
There is a lumped circuit equivalent that simulates the quarter-
wave section and may be used in the RF band. This is shown in
Figure 15. These tuned circuit techniques are effective in
applications having bandwidths on the order of 10 percent of the
Figure 12. Compound Switches center frequency.
Table 1. Summary of Formulas for SPST Switches (Add 6 dB to Isolation to Obtain Value for Single Pole Multi-Throw Switch)
Type Isolation Insertion Loss
(dB) (dB)
Series 2
X R
10 log 10 1 + C

20 log 10 1 + S

2Z 0 2 Z 0

Shunt
Z Z
2
20 log 10 1 + 0 10 log 10 1 + 0

2 RS 2XC

Series-Shunt
Z
2
X
2
Z
2 R
2
Z + RS
2
10 log 10 1 + 0 + C 1 + 0 10 log10 1 + S + 0
2 RS 2Z0 RS 2 Z0 2XC

TEE 2
X
2
2

2
R Z + RS
10 log 10 1 + C + 10 log 10 1 + Z 0 + X C 20 log 10 1 + S + 10 log 10 1 + 0
Z0
2R

2 RS S Z 0 2XC

Figure 14. Tuned SPDT Switch in Series and Shunt Configuration
Figure 13. Series Shunt Switch

Transmit/Receive Switches
There is a class of switches used in transceiver applications
whose function is to connect the antenna to the transmitter
(exciter) in the transmit state and to the receiver during the
receiver state. When PIN diodes are used as elements in these Figure 15. Quarter-Wave Line Equivalent
switches, they offer higher reliability, better mechanical
ruggedness, and faster switching speed than electro-mechanical
Transmitter insertion loss and receiver isolation depend on the
designs.
diode resistance. If RS is 1 greater than 30 dB isolation and less
The basic circuit for an electronic switch consists of a PIN diode than 0.2 dB insertion, loss can be expected. This performance is
connected in series with the transmitter, and a shunt diode achievable over a 10 percent bandwidth.
connected a quarter wavelength away from the antenna node. A
In the receive condition, the diodes are at zero or reverse bias and
lumped-component equivalent of a quarter-wave transmission line
present essentially a low capacitance, CT, which creates a direct
is shown in Figure 15.
low insertion loss path between the antenna and receiver. The off
When switched into the transmit state, each diode becomes transmitter is isolated from this path by the high impedance series
forward biased. The series diode appears as a low impedance to diode.
the signal heading toward the antenna, and the shunt diode
The amount of power, PA, that this switch can handle depends on
effectively shorts the antenna terminals of the receiver to prevent
the power rating of the PIN diode, PD, and the diode resistance.
overloading.
Equation 28 shows this relationship for an antenna maximum
SWR of .
PD Z 0 + 1
2 In this case, forward bias is applied either to D1 during the
PA = (28) transmit or D2 during receive. In high power applications (> 5 W),
RS 2 it is often necessary to apply reverse voltage on D2 during
Where the amount of power, PA, is in Watts. transmit. This may be accomplished either by a negative polarity
power supply at Bias 2, or by having the forward bias current of
In a 50 system where the condition of a totally mismatched
D1 flow through resistor R to apply the required negative voltage.
antenna must be considered, this equation becomes:
The selection of diode D1 is based primarily on its power handling
12.5 PD
PA = (29) capability. It need not have a high voltage rating since it is always
RS forward biased in its low resistance state when high RF power is
Skyworks SMP1322-011LF is a surface mount PIN diode rated at applied. Diode D2 does not pass high RF current but must be able
0.25 W dissipation to a 25C contact. The resistance of this diode to hold off the RF voltage generated by the transmitter. It is
is 0.50 (max) at 10 mA. A quarter-wave switch using the primarily selected on the basis of its capacitance, which
SMP1322-011LF may then be computed to handle 6.25 W with a determines the upper frequency limit and its ability to operate at
totally mismatched antenna. low distortion.
It should be pointed out that the shunt diode of the quarter-wave Using the SMP1322-011LF as D1, and an SMP1302-001LF or
antenna switch dissipates about as much power as the series SOT-23 PIN diode that are rated at 0.3 pF max as D2, greater than
diode. This may not be apparent from Figure 16. However, it can 25 dB receiver isolation may be achieved up to 400 MHz. The
be shown that the RF current in both the series and shunt diode is expected transmit and receive insertion loss with the PIN diodes
practically identical. biased at 10 mA are 0.1 dB and 0.3 dB, respectively. This switch
can handle RF power levels up to 6.25 W.
Broadband antenna switches using PIN diodes may be designed
using the series connected diode circuit shown in Figure 17. The
frequency limitation of this switch results primarily from the
capacitance of D2.
Figure 16. Quarter-Wave Antenna Switches
Figure 17. Broadband Antenna Switch
Practical Design Hints

PIN diode circuit performance at RF frequencies is predictable and
should conform closely to the design equations. When a switch is
not performing satisfactorily, the fault is often not due to the PIN
diode but to other circuit limitations such as circuit loss, bias
circuit interaction, or lead length problems (primarily when shunt
PIN diodes are used).
It is good practice in a new design to first evaluate the circuit loss
by substituting, alternatively, a wire short or open in place of the
PIN diode. This simulates the circuit performance with ideal PIN
diodes. Any deficiency in the external circuit may then be
corrected before inserting the PIN diodes.
PIN Diode Attenuators Figure 18. Typical Diode Resistance vs Forward Current
In an attenuator application, the resistance characteristic of the
PIN diode is exploited not only at its extreme high and low values,
as in switches, but at the finite values in between.
The resistance characteristic of a PIN diode when forward biased
to IF1 depends on the I region width (W) carrier lifetime (), and
the hole and electron mobilities (p, n) as follows:
W2
RS = (30)
[( P + n )I F ]
Where the PIN diode resistance, RS, is in . Figure 19. RF AGC/Leveler Circuit
For a PIN diode with an I region width of typically 250 mm, a
carrier lifetime of 4 ms, n of 0.13, p of 0.05 m2/v s, Figure 18 Although there are other methods that provide AGC functions,
shows the RS versus current characteristic. such as varying the gain of the RF transistor amplifier, the PIN
When a PIN diode for an attenuator application is selected, the diode approach generally results in lower power drain, less
designer must often be concerned about the range of diode frequency pulling, and lower RF signal distortion. The latter results
resistance, which defines the dynamic range of the attenuator. are especially true when diodes with thick I regions and long
PIN diode attenuators tend to be more distortion sensitive than carrier lifetimes are used in the attenuator circuits. Using these
switches since their operating bias point often occurs at a low PIN diodes, one can achieve wide dynamic range attenuation with
value of quiescent stored charge. A thin I region PIN operates at low signal distortion at frequencies ranging from below 1 MHz up
lower forward bias currents than thick PIN diodes, but the thicker to well over 1 GHz.
one generates less distortion.
PIN diode attenuator circuits are used extensively in Automatic Reflective Attenuators
Gain Control (AGC) and RF leveling applications, as well as in An attenuator may be designed using single series or shunt
electronically controlled attenuators and modulators. A typical connected PIN diode switch configurations, as shown in Figure 20.
configuration of an AGC application is shown in Figure 19. The PIN These attenuator circuits use the current-controlled resistance
diode attenuator may take many forms ranging from a simple characteristic of the PIN diode, not only in its low loss states (very
series or shunt mounted diode acting as a lossy reflective switch, high or low resistance), but also at in-between, finite resistance
or a more complex structure that maintains a constant matched values.
input impedance across the full dynamic range of the attenuator.
Quadrature Hybrid Attenuators

Although a matched PIN attenuator may be achieved by combining
a ferrite circulator with one of the previous simple reflective
devices, the more common approach makes use of quadrature
hybrid circuits.
Quadrature hybrids are commonly available at frequencies from
below 10 MHz to above 1 GHz, with bandwidth coverage often
exceeding a decade. Figures 21 and 22 show typical quadrature
hybrid circuits that use series and shunt connected PIN diodes.
Equations (33) and (34) summarize this performance.
Quadrature hybrid (series-connected PIN diodes):
2Z
A = 20 log 1 + 0 (33)
RS
Quadrature hybrid (shunt-connected PIN diodes):
2 RS
A = 20 log 1 + (34)
Z0
The quadrature hybrid design approach is superior to the
circulator coupled attenuator from the standpoint of lower cost
Figure 20. SPST PIN Diode Switches and lower frequency operation. Because the incident power is
divided into two paths, the quadrature hybrid configuration is also
capable of handling twice the power, and this occurs at the 6 dB
The attenuation value obtained using these circuits can be
attenuation point. Each load resistor, however, must be capable of
computed from Equations (31) and (32).
dissipating one-half the total input power at the time of maximum
Attenuation (in dB) of series-connected PIN diode attenuators: attenuation.
R
A = 20 log 1 + S
2 Z0
(31)
Attenuation of shunt-connected PIN diode attenuators:
Z
A = 20 log 1 + 0 (32)
2 RS
These equations assume the PIN diode to be purely resistive. The
reactance of the PIN diode capacitance, however, must also be
taken into account at frequencies at which its value begins to
approach the PIN diode resistance value.
Matched Attenuators
Attenuators built from switch design are basically reflective
devices that attenuate the signal by producing a mismatch
between the source and the load. Matched PIN diode attenuator
designs, which exhibit constant input impedance across the entire Figure 21. Quadrature Matched Hybrid Attenuator
attenuation range, are also available. They use either multiple PIN (Series-Connected Diodes)
diodes biased at different resistance points or bandwidth limited
circuits using tuned elements.
Figure 22. Quadrature Hybrid Matched Attenuator Figure 23. Quarter-Wave Matched Attenuator
(Shunt-Connected Diodes) (Series-Connected Diodes)
Both of the above types of hybrid attenuators offer good dynamic

range. The series-connected diode configuration is, however,
recommended for attenuators used primarily at high attenuation
levels (greater than 6 dB), while the shunt mounted diode
configuration is better suited for low attenuation ranges.
In a constant impedance attenuator circuit, the power incident on
port A divides equally between ports B and C; port D is isolated.
The mismatch produced by the PIN diode resistance in parallel
with the load resistance at ports B and C reflects part of the
power. The reflected power exits port D, isolating port A.
Therefore, port A appears matched to the input signal.
Quadrature hybrid attenuators may also be constructed without
the load resistor attached in series or parallel to the PIN diode. In
these circuits, the forward current is increased from the 50 , Figure 24. Quarter-Wave Matched Attenuator
maximum attenuation/RS value to lower resistance values. This (Shunt-Connected Diodes)
results in an increased stored charge as the attenuation is
lowered, which is desirable for lower distortion.
The purpose of the load resistor is to make the attenuator less
sensitive to individual diode differences and to increase the
power-handling capacity by a factor of two.
Quarter-Wave Attenuators
An attenuator matched at the input may also be built using
quarter-wave techniques. Figures 23 and 24 show examples of
these circuits. For the quarter-wave section, a lumped equivalent
may be used at frequencies too low for practical use of line
lengths. This equivalent is shown in Figure 25.
Figure 25. Lumped Circuit Equivalent of Quarter-Wave Line
Attenuation (in dB) for these circuits is calculated according to
Equations (35) and (36).
A matched condition is achieved in these circuits when both
Z
A = 20 log 1 + 0 (35) diodes are at the same resistance. This condition should normally
RS occur when similar diodes are used, since they are DC series
connected, with the same forward bias current flowing through
R each diode. The series circuit of Figure 23 is recommended for
A = 20 log 1 + S (36)
Z0 use at high attenuation levels, while the shunt diode circuit of
Figure 24 is better suited for low attenuation circuits.
Bridged TEE and PI Attenuators

Attenuator designs using multiple PIN diodes are used for
matched broadband applications, especially those covering the
low RF (1 MHz) through UHF frequency range. The bridged TEE
and PI circuits shown in Figures 26 and 27 are commonly used for
these applications.
The attenuation obtained using abridged TEE circuits can be
calculated from the following equation: Figure 26. Bridged TEE Attenuator
Z
A = 20 log 1 + 0 (37)
RS 1
Where: Z 0 2 = RS 1 RS 2 in 2
The relationship between the forward resistance of the two diodes
ensures maintenance of a matched circuit at all attenuation
values.
The expressions for attenuation and matching conditions for the PI
attenuator are given by the following relationships: Figure 27. PI Attenuator
(The and TEE are Broadband Matched Attenuator Circuits)
R + Z0
A = 20 log S 1 (38)
RS 1 Z 0
Where attenuation is measured in dB and series resistance
measured in Ohms as follows:
2 RS 1Z 0 2
RS 3 = (39)
RS 12 Z 0 2
RS 1 = RS 2
Using these expressions, Figure 28 illustrates the relationship
between diode resistance values for a 50 PI attenuator. Note
that the minimum value for RS1 and RS2 is 50 . In both the
bridged TEE and PI attenuators, the PIN diodes are biased at two
different resistance points simultaneously, which must track to
achieve proper attenuator performance.
PIN Diode Modulators

PIN diode switches and attenuators may be used as RF amplitude Figure 28. Attenuation of PI Attenuators
modulators. Square wave or pulse modulation use PIN diode
switch designs, whereas linear modulators use attenuator The quadrature hybrid design is recommended as a building block
designs. for PIN diode modulators. Its inherent built-in isolation minimizes
The design of high-power or distortion-sensitive modulator pulling and undesired phase modulation on the driving source.
applications follows the same guidelines as the switch and
attenuator counterparts. The PIN diodes used should have thick I
regions. Series connected, or, preferably, back-to-back
configurations always reduce distortion. The sacrifice in using
these devices will be lower maximum frequencies and higher
modulation current requirements.
The power capabilities and loss characteristics of the switched

PIN Diode Phase Shifters line phase shifter are the same as those of a series connected
PIN diodes are used as series or shunt connected switches in SPDT switch. A unique characteristic of this circuit is that the
phase shifter circuit designs. In such cases, the elements power and voltage stress on each diode is independent of the
switched are either lengths of transmission line or reactive amount of differential phase shift produced by each phase shifter.
elements. Therefore, four diodes are required for each bit, with all diodes
having the same power and voltage ratings.
The criteria for choosing PIN diodes for use in phase shifters is
similar to the criteria used to select diodes for other switching Loaded Line Phase Shifter
applications. One additional factor, however, that must often be The loaded line shifter design shown in Figure 30 operates on a
considered is the possibility of introducing phase distortion, different principle than the switched line phase shifter. In this
particularly at high RF power levels or low reverse bias voltages. design, the desired maximum phase skirt is divided into several
Of significant note is the fact that the properties inherent in PIN smaller phase shift sections, each containing a pair of PIN diodes
diodes that yield low distortion (i.e., a long carrier lifetime and that do not completely perturbate the main transmission line.
thick I regions) also result in low phase distortion of the RF signal. A major advantage of this phase shifter is its extremely high
Three of the most common types of semiconductor phase shifter power capability, due partly to the use of shunt mounted diodes,
circuits are the switched line, loaded line, and reflective. and the fact that the PIN diodes are never in the direct path of the
full RF power.
Switched Line Phase Shifter
In loaded line phase shifters, a normalized susceptance, Bn, is
A basic example of a switched line phase shifter circuit is shown switched in and out of the transmission path by the PIN diodes.
in Figure 29. In this design, two SPDT switches with PIN diodes Typical circuits use values of Bn much less than unity, resulting in
are used to change the electrical length of a transmission line by considerable decoupling of the transmitted RF power from the PIN
some length, l. The phase shift obtained from this circuit varies diode. The phase shift for a single section is given by the following
with frequency and is a direct function of this differential line equation:
length:

2
= (40)
= 2 tan 1
Bn
(41)
2
Where the phase shift is measured in radians. 1 Bn
8
The switched line phase shifter is inherently a broadband circuit
producing true time delay, with the actual phase shift dependent Where the phase shift is measured in radians.
only on l. Because of PIN diode capacitance limitations, this
design is most frequently used at frequencies below 1 GHz.
Figure 29. Switched Line Phase Shifter Figure 30. Loaded Line Phase Shifter
The maximum phase shift obtainable from a loaded line section is

limited by both bandwidth and diode power handling
considerations. The power constraint on obtainable phase shift is
shown by the following relationship:
VBR I F
max = 2 tan 1
(42)
4 PL
Where: max = maximum phase angle in radians
PL = transmitted power
VBR = diode breakdown voltage
IF = diode current rating
These factors limit the maximum phase shift angle in practical
circuits to about 45. Therefore, a 180 phase shift would require
the use of four 45 phase shift sections in its design.
Reflective Phase Shifter Figure 31. Hybrid Coupler Reflective Phase Shifter
A circuit design that handles both high RF power and large
incremental phase shifts with the fewest number of diodes is the
hybrid coupled phase shifter shown in Figure 31. PIN Diode Distortion Model
The voltage stress on the shunt PIN diode in this circuit also This Application Note has described large signal operation and
depends on the amount of desired phase shift, or bit size. The thermal considerations that allow the circuit designer to avoid
greatest voltage stress is associated with the 180 bit and is conditions that would lead to significant changes in PIN diode
reduced by the factor (sin/2)1/2 for other bit sizes. The performance or excessive power dissipation. A subtle, but often
relationship between maximum phase shift, transmitted power, significant, operating characteristic is the distortion or change in
and PIN diode ratings is shown by the following equation: signal shape, which is always produced by a PIN diode in the
signal it controls.
VBR I F
max = 2 sin 1 (43) The primary cause of distortion is any variation or nonlinearity of
8 PL the PIN diode impedance during the period of the applied RF
Where the maximum phase shift is measured in radians. signal. These variations could be in the diodes forward bias
resistance, RS, parallel resistance, RP, capacitance, CT, or the
In comparison to the loaded line phase shifter, the hybrid design effect of the low frequency I-V characteristic.
can handle up to twice the peak power when the same diodes are
used. The level of distortion can range from better than 100 dB below,
to levels approaching the desired signal. The distortion could be
In both hybrid and loaded line designs, the power dependency of analyzed in a Fourier series and takes the traditional form of
the maximum bit size relates to the product of the maximum RF harmonic distortion of all orders, when applied to a single input
current and peak RF voltage the PIN diodes can handle. signal, and harmonic intermodulation distortion when applied to
If the nominal impedance in the plane of the PIN diode is carefully multiple input signals.
chosen, the current and voltage stress can usually be adjusted to Nonlinear, distortion-generating behavior is often desired in PIN
be within the device ratings. In general, this implies lowering the and other RF oriented semiconductor diodes. Self-biasing limiter
nominal impedance to reduce the voltage stress in favor of higher diodes are often designed as thin I region PIN diodes operating
RF currents. near or below their transit time frequency. In a detector or mixer
For PIN diodes, the maximum current rating should be specified or diode, the distortion that results from the ability of the diode to
is dependent upon the diode power dissipation rating, while the follow its I-V characteristic at high frequencies is exploited.
maximum voltage stress at RF frequencies is dependent on I In this regard, the term square law detector applied to a
region thickness. detector diode implies a second order distortion generator. In the
PIN switch circuits described at the beginning of this Application
Note, and the attenuator and other applications described here,
methods of selecting and operating PIN diodes to obtain low
distortion have been described.
There is a common misconception that minority carrier lifetime is
the only significant PIN diode parameter that affects distortion.
This is indeed a major factor but another important parameter is Distortion produced in a PIN diode circuit may be reduced by
the width of the I region, which determines the transit time of the connecting an additional diode in a back-to-back orientation
PIN diode. A diode with a long transit time has more of a tendency (cathode-to-cathode or anode-to-anode). This results in a
to retain its quiescent level of stored charge. The longer transit cancellation of distortion currents. The cancellation should be
time of a thick PIN diode reflects its ability to follow the stored total, but the distortion produced by each PIN diode is not exactly
charge model for PIN diode resistance according to the following equal in magnitude and opposite in phase. Approximately 20 dB
relationships. distortion improvement may be expected by this back-to-back
Q = I F (44) configuration.
Where the stored charge, Q, is in coulombs.

Distortion in Attenuator Circuits
W2
RS = (45) In attenuator applications, distortion is directly relatable to the
(p + n )Q ratio of RF to DC stored charge. In such applications, PIN diodes
Where: IF = forward bias current operate only in the forward bias state, and often at high resistance
= carrier lifetime values where the stored charge may be very low. Under these
W = I region width operating conditions, distortion varies with charges in the
n = electron mobility attenuation level. Therefore, PIN diodes selected for use in
p = hole mobility attenuator circuits need be chosen only for their thick I region
RS = series resistance in width, since the stored charge at any fixed diode resistance, RS, is
dependent only on this dimension.
The effect of carrier lifetime on distortion relates to the quiescent
level of stored charge induced by the DC forward bias current and Consider the Skyworks SMP1304-001 PIN diode used in an
the ratio of this stored charge to the incremental stored charge application where a resistance of 50 is desired. The Data Sheet
added or removed by the RF signal. (document #200044) indicates that 1 mA is the typical diode
current at which this occurs. Since the typical carrier lifetime for
The distortion generated by a forward biased PIN diode switch has
this diode is 1 s, the stored charge for the diode at 50 is
been analyzed and has been shown to be related to the ratio of
1.0 nC.
stored charge to diode resistance and the operating frequency.
However, if two PIN diodes are inserted in series to achieve the
The following prediction equations for the second order
same 50 resistance level, each diode must be biased at 2 mA.
intermodulation intercept point (IP2) and the third order
This results in a stored charge of 2 nC per diode, or a net stored
intermodulation intercept point (IP3) have been developed from
charge of 4 nC. Therefore, adding a second diode in series
PIN semiconductor analysis.
multiplies the effective stored charge by a factor of 4. This would
F Q have a significant positive impact on reducing the distortion
IP 2 = 34 + 20 log
(46) produced by attenuator circuits.
RS
F Q
IP 2 = 34 + 20 log
(47) Measuring Distortion
RS
Because distortion levels are often 50 dB or more below the
F Q desired signal, special precautions are required to make accurate
IP3 = 21 + 15 log
(48) second and third order distortion measurements.
RS
One must first ensure that the signal sources used are free of
Where: IP2 = 2nd Order Insertion Point in dBm
distortion and that the dynamic range of the spectrum analyzer
IP3 = 3rd Order Insertion Point in dBm
used is adequate to measure the specified level of distortion.
F = frequency in MHz
These requirements often lead to the use of fundamental
RS = PIN diode resistance in
frequency bandstop filters at the device output, as well as
Q = stored charge in nC
preselectors to clean up the signal sources used.
In most applications, the distortion generated by a reversed biased
To establish the adequacy of the test equipment and signal
diode is smaller than forward biased generated distortion for small
sources for making the desired distortion measurements, the test
or moderate signal size. This is particularly the case when the
circuit should be initially evaluated by removing the diodes and
reverse bias applied to the PIN diode is larger than the peak RF
replacing them with passive elements. This approach permits one
voltage, which prevents any instantaneous swing into the forward
to optimize the test setup and establish basic measurement
bias direction.
limitations.
Since harmonic distortion appears only at multiples of the signal References:

frequency, these signals may be filtered out in narrow band 1. Hiller, G. and R. Caverly. Establishing the Reverse Bias to a PIN
systems. Second order distortion, caused by the mixing of two Diode in a High Power Switch, IEEE MTT Transactions, December
input signals, appears at the sum and difference of these 1990.
frequencies and may also be filtered.
2. Garver, Robert V. Microwave Control Devices, Artech House,
To help identify the various distortion signals seen on a spectrum Inc., Dedham, MA, 1976.
analyzer, it should be noted that the level of a second distortion
signal will vary directly at the same rate as any change of input 3. Martenson, K.E. and J.M. Borrego. Design performance and
signal level. Therefore, a 10 dB signal increase causes a Application of Microwave Semiconductor Control Components,
corresponding 10 dB increase in second order distortion. Artech House, Inc., Dedham, MA, 1972.
Third order intermodulation distortion of two input signals at 4. Watcon, H.A. Microwave Semiconductor Devices and Their
frequencies FA and FB often produce in-band, nonfilterable Circuit Application, McGraw-Hill Book Co., New York, NY, 1969.
distortion components at frequencies of 2FA FB and 2FB FA. 5. White, Joseph F. Semiconductor Control, Artech House, Inc.,
This type of distortion is particularly troublesome in receivers Dedham, MA, 1977.
located near transmitters that operate on equally spaced 6. Hiller, G. and R. Caverly. Distortion in PIN Diode Control Circuits,
channels. When such signals are identified and measured, it IEEE MTT Transactions, May 1987.
should be noted that third order distortion signal levels vary at
twice the rate of change of the fundamental signal frequency.
Therefore, a 10 dB change in input signal results in a 20 dB
change of the third order signal distortion power observed on a
spectrum analyzer.
Copyright 2002-2009, 2012 Skyworks Solutions, Inc. All Rights Reserved.
Information in this document is provided in connection with Skyworks Solutions, Inc. (Skyworks) products or services. These materials, including the information contained herein, are provided by
Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the
information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to
update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.
No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or
information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks Terms and Conditions of
Sale.
THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED AS IS WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A
PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY
DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS
SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION,
LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.
Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury,
death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any
damages resulting from such improper use or sale.
Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of
products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for
applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of stated published specifications or parameters.
Skyworks, the Skyworks symbol, and Breakthrough Simplicity are trademarks or registered trademarks of Skyworks Solutions, Inc., in the United States and other countries. Third-party brands
and names are for identification purposes only, and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com,
are incorporated by reference.

Design With PIN Diodes 200312D PDF

Uploaded by

Copyright:

Available Formats

Design With PIN Diodes 200312D PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Design With PIN Diodes 200312D PDF

Uploaded by

Copyright:

Available Formats

APPLICATION NOTE

Design With PIN Diodes

PIN Diode Fundamentals

In commercially available diodes, the parasitic resistance of the

Zero or Reverse Bias Model

Figure 2. Typical PIN Diode I-V Characteristics

Switching Speed Model Thermal Model

Figure 3. Diode Current vs Time

The reverse bias to forward bias time, TRF, depends primarily on I

Figure 4. Power Dissipation and Junction Temperature vs Time

PIN Diode Applications

Figure 7. Insertion Loss for PIN Diode Series Switch in a 50

Figure 6. SPST and SPDT Switch Schematics

Insertion Loss (Series Switch)

multiply these equations by [2/(+ 1)]2 to obtain the maximum

Peak Current (Series Switch)

Peak RF Voltage (Series Switch)

Insertion Loss (Shunt Switch)

Peak RF Current (Shunt Switch)

Power Dissipation (Shunt Switch in Reverse)

Figure 13 shows the performance of an ELL type switch, a diode

Figure 14. Tuned SPDT Switch in Series and Shunt Configuration

Figure 13. Series Shunt Switch

Figure 16. Quarter-Wave Antenna Switches

Figure 17. Broadband Antenna Switch

Practical Design Hints

Quadrature Hybrid Attenuators

Both of the above types of hybrid attenuators offer good dynamic

Bridged TEE and PI Attenuators

PIN Diode Modulators

The power capabilities and loss characteristics of the switched

The maximum phase shift obtainable from a loaded line section is

Where the stored charge, Q, is in coulombs.

Since harmonic distortion appears only at multiples of the signal References:

Copyright 2002-2009, 2012 Skyworks Solutions, Inc. All Rights Reserved.

You might also like