Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

VPMP Polytechnic, Gandhinagar: Department of Computer Engineering

Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 9

https://docs.google.

com/forms/d/1leg5TZYUJHjpUjHNkNOFjag28Qd9b8VUoCgXaVMfB6k/prefill

or

https://docs.google.com/forms/d/e/1FAIpQLSc5aBlJ99z0m8OItBJfv6LZD-
MGU5BN4kz3QKOjK66bZKiTeA/viewform?usp=sf_link

VPMP POLYTECHNIC,GANDHINAGAR
DEPARTMENT OF COMPUTER ENGINEERING
MCQ QUESTION BANK
(SUBJECT:COA SEMESTER:4TH)

UNIT:1

1. The circuit used to store one bit of data is known as_______.


a) Register
b) Encoder
c) Decoder
d) Flip Flop

2. The ALU unit of a computer


a) can perform addition, subtraction operations
b) can perform all types of arithmetic operations
c) can perform AND, OR and multiplication operations
d) contains number of counters

3. The register which contains the data to be written into or read out of the
addressed location is called
Memory address register
Memory data register
Program counter
Index register

4. A computer stores data in memory in


decimal form
octal form
hexadecimal form
binary form

5. Which of the following is used as storage locations both in the ALU and the
control section of a computer ?
Accumulator
Register
Adder
Decoder

In the implementation of a Multiplier circuit in the system we make use of _______


a)

Counter
Flip flop
Shift register
Push down stack

6. The register used as a working area in CPU is


Program counter
Instruction register
Instruction decoder
Accumulator

7. The main advantage of multiple bus organization over a single bus is _____
a) Reduction in the number of cycles for execution
b) Increase in size of the registers
c) Better Connectivity
d) None of the mentioned

8. ______ are numbers and encoded characters, generally used as operands.


a) Input
b) Data
c) Information
d) Stored Values

9. The control unit controls other units by generating ___________


Control signals
Timing signals
Transfer signals
Command Signals

10. The ultimate goal of a compiler is to ________


Reduce the clock cycles for a programming task
Reduce the size of the object code
Be versatile
Be able to detect even the smallest of errors

11. Which representation is most efficient to perform arithmetic operations


on the numbers?
Sign-magnitude
1’s complement
2’S complement
None of the mentioned

12. When Performing a looping operation, the instruction gets stored in the
______
Registers
Cache
System Heap
System stack
13. In a normal n-bit adder, to find out if an overflow has occurred we make use
of ________
And gate
Nand gate
Nor gate
Xor gate

14. The return address from the interrupt-service routine is stored on the
___________
System heap
Processor register
Processor stack
Memory

15.  In multiple Bus organisation, the registers are collectively placed and referred
as ______
Set registers
Register file
Register Block
Map registers
16. The instructions like MOV or ADD are called as:
OP-Code
Commands
Operators
None of the above

17. CPU does not perform the operation:


data transfer
logic operation
arithmetic operation
all of the above

18. During the execution of a program which gets initialized first ?


IR
PC
MAR
None of These

19. Data transfer between the main memory and the CPU register takes place
through two registers namely :
MAR and Accumulator
general purpose register and MDR
accumulator and program counter
MAR and MDR

20. In case of, Zero-address instruction method the operands are stored in ____.
Registers
Accumulators
Push down stack
Cache

23.CPU gets the address of next instruction to be processed from


Instruction register
Memory address register
Index register
Program counter
21. The addressing mode, where you directly specify the operand value is _____
Immediate
Direct
Definite
Relative

24.MIMD stands for _____.


Multiple instruction multiple data
Multiple instruction memory data
Memory instruction multiple data
Multiple information memory data

25.A processor performing fetch or decoding of different instruction during


the execution of another instruction is called ______
Super-scaling
Pipe-lining
Parallel Computation
None of the mentioned

26.CISC stands for _______


Complete Instruction Sequential Compilation
Computer Integrated Sequential Compiler
Complex Instruction Set Computer
Complex Instruction Sequential Compilation

27. The ALU makes use of _______ to store the intermediate results.


Accumulators
Registers
Heap
Stack

28.The processor keeps track of the results of its operations using flags called
________
Conditional code flags
Test output flags
Type flags
None of the mentioned

29.The Flag ‘V’ is set to 1 indicates that _____________


The operation is valid
The operation is validated
The operation has resulted in an overflow
None of the mentioned
30.The register used to store the flags is called as _________
Flag register
Status register
Test register
Log register

31.Cache memory is used in a computer system to


Ensure fast booting
Replace static memory
Replace hard-disk
Speed-up memory access

32.  Which memory device is generally made of semiconductors?


RAM
Hard-disk
Floppy disk
Cd disk

33. Memory unit accessed by content is called______.


Read only memory
Programmable Memory
Virtual Memory
Associative Memory
34.The small extremely fast, RAM’s are called as _______
Cache
Heaps
Accumulators
Stacks

35.______ is generally used to increase the apparent size of physical memory.


Secondary memory
Virtual memory
Hard-disk
Disks

36.To reduce the memory access time we generally make use of ______
Heaps
Higher capacity RAM’s
SDRAM’s
Cache’s
37.  During the execution of the instructions, a copy of the instructions is placed in
the ______
Register
RAM
System heap
Cache

38. A common measure of performance is ________


Price/performance ratio
Performance/price ratio
Operation/price ratio
None of the mentioned

39. The key factor/s in commercial success of a computer is/are ________


Performance
Cost
Speed
Both Performance and Cost
40. The performance depends on ________
The speed of execution only
The speed of fetch and execution
The speed of fetch only
The hardware of the system only

41.  The memory transfers between two variable speed devices are always done at
the speed of the faster device.
a) True
b) False

43.The main purpose of having memory hierarchy is to ________


Reduce access time
Provide large capacity
Reduce propagation time
Reduce access time & Provide large capacity
44.The advantage of I/O mapped devices to memory mapped is
The former offers faster transfer of data
The devices connected using I/O mapping have a bigger buffer space
The devices have to deal with fewer address lines
No advantage as such

45.The method which offers higher speeds of I/O transfers is


Interrupts
Memory mapping
Program-controlled I/O
DMA

46.______ bus structure is usually used to connect I/O devices.


Single bus
Multiple bus
Star bus
Rambus

47.The method of accessing the I/O devices by repeatedly checking the status
flags is
Program-controlled I/O
Memory-mapped I/O
I/O mapped
None

48.The method of synchronising the processor with the I/O device in which the
device sends a signal when it is ready is?
Exceptions
Signal handling
Interrupts
DMA

49.  ______ is used as an intermediate to extend the processor BUS.


Bridge
Router
Connector
Gateway

50.The I/O interface required to connect the I/O device to the bus consists of
______
Address decoder and registers
Control circuits
Address decoder, registers and Control circuits
Only Control circuits
51.SCSI stands for ___________
Signal Computer System Interface
Small Computer System Interface
Small Coding System Interface
Signal Coding System Interface

52. IDE stands for _________


Integrated Device Electronics
International Device Encoding
Industrial Decoder Electronics
International Decoder Encoder

53.A source program is usually in _______


Assembly language
Machine level language
High-level language
Natural language

54.A collection of lines that connects several devices is called:


a. peripheral connection wires
b. bus
c. Both a and b
d. Internal wires
55.In memory-mapped I/O…
a. The I/O devices and the memory share the same address space
b. The I/O devices have a seperate address space
c. The memory and I/O devices have an associated address space
d.A part of the memory is specifically set aside for the I/O operation

You might also like